{
  "totalCount" : 5628,
  "totalCountFiltered" : 5628,
  "duration" : 800,
  "indexDuration" : 361,
  "requestDuration" : 552,
  "searchUid" : "0cfa2c06-0d8d-43a3-8bed-99c898d166be",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-wgnm24jnfsfaxved5qtkhdcmiu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtd2dubTI0am5mc2ZheHZlZDVxdGtoZGNtaXU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Modes of operation and execution",
    "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
    "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
    "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
    "excerpt" : "Modes of operation and execution The following sections describes how to control ETM trace unit programming. Modes of operation and execution Cortex-A53",
    "firstSentences" : "Modes of operation and execution The following sections describes how to control ETM trace unit programming. Modes of operation and execution Cortex-A53",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
      "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "7U2FgFW4p6vtixjF",
        "urihash" : "7U2FgFW4p6vtixjF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148706000,
        "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c319ee937942ba3012e5",
        "transactionid" : 864256,
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148706000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148706349161271,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2248,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625254,
        "syssize" : 2248,
        "sysdate" : 1649148706000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148706349161271,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
      "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ID Register 8",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
      "excerpt" : "ID Register 8 The TRCIDR8 characteristics are: Purpose Returns the maximum speculation ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "firstSentences" : "ID Register 8 The TRCIDR8 characteristics are: Purpose Returns the maximum speculation depth of the instruction trace stream. Usage constraints There are no usage constraints. Configurations ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID Register 8 ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "QRYAzQAt9koOQIqt",
        "urihash" : "QRYAzQAt9koOQIqt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "trace stream ; TRCIDR8 ; usage constraints ; speculation depth ; assignments ; configurations ; P0 elements ; register summary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "trace stream ; TRCIDR8 ; usage constraints ; speculation depth ; assignments ; configurations ; P0 elements ; register summary",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148705000,
        "permanentid" : "aa5ac477ed84cff679b83aec76e398fcf8a73d522796a6cc9e45f94b1f40",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31fee937942ba3014ca",
        "transactionid" : 864256,
        "title" : "ID Register 8 ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148705000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148705559274840,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 735,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625097,
        "syssize" : 735,
        "sysdate" : 1649148705000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148705000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148705559274840,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
        "syscollection" : "default"
      },
      "Title" : "ID Register 8",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-register-descriptions/ID-Register-8",
      "Excerpt" : "ID Register 8 The TRCIDR8 characteristics are: Purpose Returns the maximum speculation ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "FirstSentences" : "ID Register 8 The TRCIDR8 characteristics are: Purpose Returns the maximum speculation depth of the instruction trace stream. Usage constraints There are no usage constraints. Configurations ..."
    }, {
      "title" : "Controlling ETM trace unit programming",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
      "excerpt" : "Controlling ETM trace unit programming When programming the ETM trace unit registers, you must enable all the ... For example, if the counter is reprogrammed, it might start to count based on ...",
      "firstSentences" : "Controlling ETM trace unit programming When programming the ETM trace unit registers, you must enable all the changes at the same time. For example, if the counter is reprogrammed, it might start ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Controlling ETM trace unit programming ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "VwXdgn7ðSTQ9zoTi",
        "urihash" : "VwXdgn7ðSTQ9zoTi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "trace unit ; programming ; A53 processor ; trigger condition ; shows the procedure ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "trace unit ; programming ; A53 processor ; trigger condition ; shows the procedure ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148705000,
        "permanentid" : "b1ea8795e32169145ef460b98d49cc516bb4f7bd3e637903f12bd6c9b377",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31eee937942ba3014ad",
        "transactionid" : 864256,
        "title" : "Controlling ETM trace unit programming ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148705000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148705521209557,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 690,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625048,
        "syssize" : 690,
        "sysdate" : 1649148705000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148705000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148705521209557,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
        "syscollection" : "default"
      },
      "Title" : "Controlling ETM trace unit programming",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Controlling-ETM-trace-unit-programming",
      "Excerpt" : "Controlling ETM trace unit programming When programming the ETM trace unit registers, you must enable all the ... For example, if the counter is reprogrammed, it might start to count based on ...",
      "FirstSentences" : "Controlling ETM trace unit programming When programming the ETM trace unit registers, you must enable all the changes at the same time. For example, if the counter is reprogrammed, it might start ..."
    }, {
      "title" : "Input synchronization",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Clocking-and-resets/Input-synchronization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
      "excerpt" : "CTICHOUTACK. ... The SoC can present these inputs asynchronously. ... If the CISBYPASS signal is asserted HIGH the CTICHIN synchronizers are not used, and ... Input synchronization Cortex-A53",
      "firstSentences" : "Input synchronization The Cortex-A53 processor synchronizes the input signals: nCORERESET. nCPUPORESET. nFIQ. nIRQ. nL2RESET. nMBISTRESET. nPRESETDBG. nREI. nSEI. nVFIQ. nVIRQ. nVSEI. CLREXMONREQ.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Input synchronization ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "yðktn2gqeðSñRAgN",
        "urihash" : "yðktn2gqeðSñRAgN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "input signals ; CLKIN ; SoC ; deasserted LOW ; reference",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "input signals ; CLKIN ; SoC ; deasserted LOW ; reference",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148705000,
        "permanentid" : "12c4991af3d339248c148d9c04d7dd5b83f6dff8f3fc525d4538726edea1",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31aee937942ba30131a",
        "transactionid" : 864256,
        "title" : "Input synchronization ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148705000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148705484667179,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 721,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Clocking-and-resets/Input-synchronization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625032,
        "syssize" : 721,
        "sysdate" : 1649148705000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148705000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Clocking-and-resets/Input-synchronization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Functional-Description/Clocking-and-resets/Input-synchronization?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148705484667179,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
        "syscollection" : "default"
      },
      "Title" : "Input synchronization",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Clocking-and-resets/Input-synchronization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Clocking-and-resets/Input-synchronization",
      "Excerpt" : "CTICHOUTACK. ... The SoC can present these inputs asynchronously. ... If the CISBYPASS signal is asserted HIGH the CTICHIN synchronizers are not used, and ... Input synchronization Cortex-A53",
      "FirstSentences" : "Input synchronization The Cortex-A53 processor synchronizes the input signals: nCORERESET. nCPUPORESET. nFIQ. nIRQ. nL2RESET. nMBISTRESET. nPRESETDBG. nREI. nSEI. nVFIQ. nVIRQ. nVSEI. CLREXMONREQ."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Modes of operation and execution ",
      "document_number" : "ddi0500",
      "document_version" : "j",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4938566",
      "sysurihash" : "oQDui4H1JnkfTUBn",
      "urihash" : "oQDui4H1JnkfTUBn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1531993913000,
      "topparentid" : 4938566,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614856985000,
      "sysconcepts" : "unit programming ; Modes of operation ; execution",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
      "attachmentparentid" : 4938566,
      "parentitem" : "6040c319ee937942ba3012e5",
      "concepts" : "unit programming ; Modes of operation ; execution",
      "documenttype" : "html",
      "isattachment" : "4938566",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148705000,
      "permanentid" : "85e7f25fd6760820cd3d95b2d520875d02f80580acc9d4b869866594ab75",
      "syslanguage" : [ "English" ],
      "itemid" : "6040c31eee937942ba3014ac",
      "transactionid" : 864256,
      "title" : "Modes of operation and execution ",
      "products" : [ "Cortex-A53" ],
      "date" : 1649148705000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "ddi0500:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148705607003639,
      "sysisattachment" : "4938566",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4938566,
      "size" : 152,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148625048,
      "syssize" : 152,
      "sysdate" : 1649148705000,
      "haslayout" : "1",
      "topparent" : "4938566",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4938566,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
      "document_revision" : "j",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148705000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution?lang=en",
      "modified" : 1648226729000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148705607003639,
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
      "syscollection" : "default"
    },
    "Title" : "Modes of operation and execution",
    "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution",
    "Excerpt" : "Modes of operation and execution The following sections describes how to control ETM trace unit programming. Modes of operation and execution Cortex-A53",
    "FirstSentences" : "Modes of operation and execution The following sections describes how to control ETM trace unit programming. Modes of operation and execution Cortex-A53"
  }, {
    "title" : "Data Watchpoint and Trace Unit",
    "uri" : "https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
    "printableUri" : "https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
    "clickUri" : "https://developer.arm.com/documentation/100165/0201/Data-Watchpoint-and-Trace-Unit?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
    "excerpt" : "Data Watchpoint and Trace Unit This chapter describes the Data Watchpoint and Trace (DWT) unit. It contains the following sections: DWT functional description DWT Programmers' model Data ...",
    "firstSentences" : "Data Watchpoint and Trace Unit This chapter describes the Data Watchpoint and Trace (DWT) unit. It contains the following sections: DWT functional description DWT Programmers' model Data ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-M3 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100165/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/100165/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
      "excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-M3 Processor Technical Reference Manual ",
        "document_number" : "100165",
        "document_version" : "0201",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3438662",
        "sysurihash" : "7GowkBjRUkxWMFjb",
        "urihash" : "7GowkBjRUkxWMFjb",
        "sysuri" : "https://developer.arm.com/documentation/100165/0201/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481277113000,
        "topparentid" : 3438662,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596098289000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148526000,
        "permanentid" : "2f8aa02024fa3f06beb431f74b59a44232b6cb339d3bc782be2f5cbf5904",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2286f1f3ce30357bc28a7a",
        "transactionid" : 864253,
        "title" : "ARM Cortex-M3 Processor Technical Reference Manual ",
        "products" : [ "Cortex-M3" ],
        "date" : 1649148526000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
        "document_id" : "100165:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148526969220394,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4911,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148352136,
        "syssize" : 4911,
        "sysdate" : 1649148526000,
        "haslayout" : "1",
        "topparent" : "3438662",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438662,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148526000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100165/0201/?lang=en",
        "modified" : 1648226830000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148526969220394,
        "uri" : "https://developer.arm.com/documentation/100165/0201/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-M3 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100165/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
      "Excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-M3 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100165/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/100165/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
      "excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-M3 Processor Technical Reference Manual ",
        "document_number" : "100165",
        "document_version" : "0201",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3438662",
        "sysurihash" : "7GowkBjRUkxWMFjb",
        "urihash" : "7GowkBjRUkxWMFjb",
        "sysuri" : "https://developer.arm.com/documentation/100165/0201/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481277113000,
        "topparentid" : 3438662,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596098289000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148526000,
        "permanentid" : "2f8aa02024fa3f06beb431f74b59a44232b6cb339d3bc782be2f5cbf5904",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2286f1f3ce30357bc28a7a",
        "transactionid" : 864253,
        "title" : "ARM Cortex-M3 Processor Technical Reference Manual ",
        "products" : [ "Cortex-M3" ],
        "date" : 1649148526000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
        "document_id" : "100165:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148526969220394,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4911,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148352136,
        "syssize" : 4911,
        "sysdate" : 1649148526000,
        "haslayout" : "1",
        "topparent" : "3438662",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438662,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148526000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100165/0201/?lang=en",
        "modified" : 1648226830000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148526969220394,
        "uri" : "https://developer.arm.com/documentation/100165/0201/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-M3 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100165/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
      "Excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0",
      "uri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
      "printableUri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
      "clickUri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
      "excerpt" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 Characteristics and bit assignments of the Integration Test ATB Control ( ... The ETM_ITATBCTR0 characteristics are: Purpose Integration test.",
      "firstSentences" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 Characteristics and bit assignments of the Integration Test ATB Control (ETM_ITATBCTR0) register. The ETM_ITATBCTR0 characteristics are: Purpose ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-M3 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100165/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/100165/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
        "excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-M3 Processor Technical Reference Manual ",
          "document_number" : "100165",
          "document_version" : "0201",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3438662",
          "sysurihash" : "7GowkBjRUkxWMFjb",
          "urihash" : "7GowkBjRUkxWMFjb",
          "sysuri" : "https://developer.arm.com/documentation/100165/0201/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481277113000,
          "topparentid" : 3438662,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596098289000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148526000,
          "permanentid" : "2f8aa02024fa3f06beb431f74b59a44232b6cb339d3bc782be2f5cbf5904",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2286f1f3ce30357bc28a7a",
          "transactionid" : 864253,
          "title" : "ARM Cortex-M3 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M3" ],
          "date" : 1649148526000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
          "document_id" : "100165:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148526969220394,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4911,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148352136,
          "syssize" : 4911,
          "sysdate" : 1649148526000,
          "haslayout" : "1",
          "topparent" : "3438662",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3438662,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148526000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100165/0201/?lang=en",
          "modified" : 1648226830000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148526969220394,
          "uri" : "https://developer.arm.com/documentation/100165/0201/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-M3 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100165/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
        "Excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 ",
        "document_number" : "100165",
        "document_version" : "0201",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3438662",
        "sysurihash" : "SJJxkb8DlObzCtu6",
        "urihash" : "SJJxkb8DlObzCtu6",
        "sysuri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481277113000,
        "topparentid" : 3438662,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596098289000,
        "sysconcepts" : "ETM ; register ; Usage constraints ; assignments ; ITATBCTR0 ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "attachmentparentid" : 3438662,
        "parentitem" : "5f2286f1f3ce30357bc28a7a",
        "concepts" : "ETM ; register ; Usage constraints ; assignments ; ITATBCTR0 ; Configurations",
        "documenttype" : "html",
        "isattachment" : "3438662",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148526000,
        "permanentid" : "8bab65ed2edb5eaa1358025011105c2a962796e88ab3a7a97870eb45d019",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2286f2f3ce30357bc28af1",
        "transactionid" : 864253,
        "title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 ",
        "products" : [ "Cortex-M3" ],
        "date" : 1649148526000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
        "document_id" : "100165:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148526847522340,
        "sysisattachment" : "3438662",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3438662,
        "size" : 776,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148352105,
        "syssize" : 776,
        "sysdate" : 1649148526000,
        "haslayout" : "1",
        "topparent" : "3438662",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438662,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148526000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100165/0201/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0?lang=en",
        "modified" : 1648226830000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148526847522340,
        "uri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0",
      "Uri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
      "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
      "ClickUri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-Programmers-model/ETM-Integration-Test-ATB-Control-0--ETM-ITATBCTR0",
      "Excerpt" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 Characteristics and bit assignments of the Integration Test ATB Control ( ... The ETM_ITATBCTR0 characteristics are: Purpose Integration test.",
      "FirstSentences" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 Characteristics and bit assignments of the Integration Test ATB Control (ETM_ITATBCTR0) register. The ETM_ITATBCTR0 characteristics are: Purpose ..."
    }, {
      "title" : "ETM block diagram",
      "uri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
      "printableUri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
      "clickUri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
      "excerpt" : "ETM block diagram Block diagram of the ETM, showing how the ETM interfaces to the Trace Port Interface Unit (TPIU). Figure 10-1 ETM block diagram ETM block diagram Cortex-M3",
      "firstSentences" : "ETM block diagram Block diagram of the ETM, showing how the ETM interfaces to the Trace Port Interface Unit (TPIU). Figure 10-1 ETM block diagram ETM block diagram Cortex-M3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-M3 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100165/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/100165/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
        "excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-M3 Processor Technical Reference Manual ",
          "document_number" : "100165",
          "document_version" : "0201",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3438662",
          "sysurihash" : "7GowkBjRUkxWMFjb",
          "urihash" : "7GowkBjRUkxWMFjb",
          "sysuri" : "https://developer.arm.com/documentation/100165/0201/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481277113000,
          "topparentid" : 3438662,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596098289000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148526000,
          "permanentid" : "2f8aa02024fa3f06beb431f74b59a44232b6cb339d3bc782be2f5cbf5904",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2286f1f3ce30357bc28a7a",
          "transactionid" : 864253,
          "title" : "ARM Cortex-M3 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M3" ],
          "date" : 1649148526000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
          "document_id" : "100165:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148526969220394,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4911,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148352136,
          "syssize" : 4911,
          "sysdate" : 1649148526000,
          "haslayout" : "1",
          "topparent" : "3438662",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3438662,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148526000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100165/0201/?lang=en",
          "modified" : 1648226830000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148526969220394,
          "uri" : "https://developer.arm.com/documentation/100165/0201/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-M3 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100165/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/100165/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en",
        "Excerpt" : "Use of the word \\\"partner\\\" in reference to ARM's customers is not intended to create or ... ARM may make changes to this document at any time and without notice. ... All rights reserved.",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-M3 Processor Technical Reference Manual Revision r2p1 Copyright \\u00A9 2005-2008, 2010, 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM block diagram ",
        "document_number" : "100165",
        "document_version" : "0201",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3438662",
        "sysurihash" : "ROyiZJ35MuNHSyqð",
        "urihash" : "ROyiZJ35MuNHSyqð",
        "sysuri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1481277113000,
        "topparentid" : 3438662,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596098289000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "attachmentparentid" : 3438662,
        "parentitem" : "5f2286f1f3ce30357bc28a7a",
        "documenttype" : "html",
        "isattachment" : "3438662",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148526000,
        "permanentid" : "f04f07cdb7dfd03bba5bedde470910115e7e986b418870f44f0532d14c44",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2286f2f3ce30357bc28ad8",
        "transactionid" : 864253,
        "title" : "ETM block diagram ",
        "products" : [ "Cortex-M3" ],
        "date" : 1649148526000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
        "document_id" : "100165:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148526811532797,
        "sysisattachment" : "3438662",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3438662,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148352093,
        "syssize" : 173,
        "sysdate" : 1649148526000,
        "haslayout" : "1",
        "topparent" : "3438662",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438662,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148526000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100165/0201/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram?lang=en",
        "modified" : 1648226830000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148526811532797,
        "uri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
        "syscollection" : "default"
      },
      "Title" : "ETM block diagram",
      "Uri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/100165/0201/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en/Embedded-Trace-Macrocell/ETM-functional-description/ETM-block-diagram",
      "Excerpt" : "ETM block diagram Block diagram of the ETM, showing how the ETM interfaces to the Trace Port Interface Unit (TPIU). Figure 10-1 ETM block diagram ETM block diagram Cortex-M3",
      "FirstSentences" : "ETM block diagram Block diagram of the ETM, showing how the ETM interfaces to the Trace Port Interface Unit (TPIU). Figure 10-1 ETM block diagram ETM block diagram Cortex-M3"
    } ],
    "totalNumberOfChildResults" : 139,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Data Watchpoint and Trace Unit ",
      "document_number" : "100165",
      "document_version" : "0201",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3438662",
      "sysurihash" : "Cq7UnYtGZitRk2me",
      "urihash" : "Cq7UnYtGZitRk2me",
      "sysuri" : "https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1481277113000,
      "topparentid" : 3438662,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596098289000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
      "attachmentparentid" : 3438662,
      "parentitem" : "5f2286f1f3ce30357bc28a7a",
      "documenttype" : "html",
      "isattachment" : "3438662",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148661000,
      "permanentid" : "8b452a8117f740c93d8ce442ef9b56f3a30ae0bfbbe79a52b791d5b025cc",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2286f2f3ce30357bc28acb",
      "transactionid" : 864256,
      "title" : "Data Watchpoint and Trace Unit ",
      "products" : [ "Cortex-M3" ],
      "date" : 1649148660000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Microcontrollers", "Application Processors" ],
      "document_id" : "100165:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148660032143587,
      "sysisattachment" : "3438662",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3438662,
      "size" : 222,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100165/0201/Data-Watchpoint-and-Trace-Unit?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148352136,
      "syssize" : 222,
      "sysdate" : 1649148660000,
      "haslayout" : "1",
      "topparent" : "3438662",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3438662,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This book contains documentation for the Cortex-M3 processor, describing the programmers model, instructions, registers, memory map, cache and debug support. Components include ETM, MPU, NVIC, FPB, DWT, ITM, AHB, and TPIU.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148661000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100165/0201/Data-Watchpoint-and-Trace-Unit?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100165/0201/Data-Watchpoint-and-Trace-Unit?lang=en",
      "modified" : 1648226830000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148660032143587,
      "uri" : "https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
      "syscollection" : "default"
    },
    "Title" : "Data Watchpoint and Trace Unit",
    "Uri" : "https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
    "PrintableUri" : "https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
    "ClickUri" : "https://developer.arm.com/documentation/100165/0201/Data-Watchpoint-and-Trace-Unit?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100165/0201/en/Data-Watchpoint-and-Trace-Unit",
    "Excerpt" : "Data Watchpoint and Trace Unit This chapter describes the Data Watchpoint and Trace (DWT) unit. It contains the following sections: DWT functional description DWT Programmers' model Data ...",
    "FirstSentences" : "Data Watchpoint and Trace Unit This chapter describes the Data Watchpoint and Trace (DWT) unit. It contains the following sections: DWT functional description DWT Programmers' model Data ..."
  }, {
    "title" : "Activation levels",
    "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "excerpt" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. ... [2] Supervisor Call.",
    "firstSentences" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. Table 4.7 lists the stacks and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M1 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
      "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M1 Technical Reference Manual ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "wmðNehUT7rfiYNA0",
        "urihash" : "wmðNehUT7rfiYNA0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "systransactionid" : 902433,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655118727000,
        "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c1fd977155116a3cc2",
        "transactionid" : 902433,
        "title" : "Cortex-M1 Technical Reference Manual ",
        "products" : [ "Cortex-M1" ],
        "date" : 1655118727000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118727910021801,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118717166,
        "syssize" : 1961,
        "sysdate" : 1655118727000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118727000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/?lang=en",
        "modified" : 1655118709000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118727910021801,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M1 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
      "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Exception control transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "excerpt" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the ... Processor activity at recognition of exception Transfer to exception processing ...",
      "firstSentences" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the rules. Processor activity at recognition of exception Transfer to exception processing ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M1 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-M1 Technical Reference Manual ",
          "document_number" : "ddi0413",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3478543",
          "sysurihash" : "wmðNehUT7rfiYNA0",
          "urihash" : "wmðNehUT7rfiYNA0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "systransactionid" : 902433,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210619045000,
          "topparentid" : 3478543,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370753000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655118727000,
          "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e18c1fd977155116a3cc2",
          "transactionid" : 902433,
          "title" : "Cortex-M1 Technical Reference Manual ",
          "products" : [ "Cortex-M1" ],
          "date" : 1655118727000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "ddi0413:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655118727910021801,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655118717166,
          "syssize" : 1961,
          "sysdate" : 1655118727000,
          "haslayout" : "1",
          "topparent" : "3478543",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478543,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655118727000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0413/d/?lang=en",
          "modified" : 1655118709000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655118727910021801,
          "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M1 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exception control transfer ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "4qn8RIgQXcPuQIHG",
        "urihash" : "4qn8RIgQXcPuQIHG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "arriving exception ; pending ; core ; instruction ; priority ; transfers ; execution ; stacking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "attachmentparentid" : 3478543,
        "parentitem" : "5e8e18c1fd977155116a3cc2",
        "concepts" : "arriving exception ; pending ; core ; instruction ; priority ; transfers ; execution ; stacking",
        "documenttype" : "html",
        "isattachment" : "3478543",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147045000,
        "permanentid" : "9dc0c82fbc9c7fb2756b82c6a8c60c948102c4a8bfdc82bb829cabf14b93",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c1fd977155116a3cf5",
        "transactionid" : 864225,
        "title" : "Exception control transfer ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649147045000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147045269762658,
        "sysisattachment" : "3478543",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478543,
        "size" : 1437,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146763358,
        "syssize" : 1437,
        "sysdate" : 1649147045000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/exceptions/exception-control-transfer?lang=en",
        "modified" : 1648225535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147045269762658,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
        "syscollection" : "default"
      },
      "Title" : "Exception control transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "Excerpt" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the ... Processor activity at recognition of exception Transfer to exception processing ...",
      "FirstSentences" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the rules. Processor activity at recognition of exception Transfer to exception processing ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "excerpt" : "See Also Little-endian memory. Breakpoint A breakpoint is a mechanism provided by debuggers to identify an ... See Also Watchpoint. ... See Also Beat. Byte An 8-bit data item.",
      "firstSentences" : "Glossary This glossary describes some of the terms used in technical documents from ARM Limited. Abort A mechanism that indicates to a core that the attempted memory access is invalid or not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M1 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-M1 Technical Reference Manual ",
          "document_number" : "ddi0413",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3478543",
          "sysurihash" : "wmðNehUT7rfiYNA0",
          "urihash" : "wmðNehUT7rfiYNA0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "systransactionid" : 902433,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210619045000,
          "topparentid" : 3478543,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370753000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655118727000,
          "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e18c1fd977155116a3cc2",
          "transactionid" : 902433,
          "title" : "Cortex-M1 Technical Reference Manual ",
          "products" : [ "Cortex-M1" ],
          "date" : 1655118727000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "ddi0413:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655118727910021801,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655118717166,
          "syssize" : 1961,
          "sysdate" : 1655118727000,
          "haslayout" : "1",
          "topparent" : "3478543",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478543,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655118727000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0413/d/?lang=en",
          "modified" : 1655118709000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655118727910021801,
          "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M1 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "Uf5zahHbP66vwxz5",
        "urihash" : "Uf5zahHbP66vwxz5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "memory ; instructions ; addressing ; See Advanced High-performance Bus ; ARM ; cores ; Prefetching ; mechanisms ; service routine ; program execution ; base register ; controllers ; little-endian ; word-invariant systems ; aligned word ; endianness",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "attachmentparentid" : 3478543,
        "parentitem" : "5e8e18c1fd977155116a3cc2",
        "concepts" : "memory ; instructions ; addressing ; See Advanced High-performance Bus ; ARM ; cores ; Prefetching ; mechanisms ; service routine ; program execution ; base register ; controllers ; little-endian ; word-invariant systems ; aligned word ; endianness",
        "documenttype" : "html",
        "isattachment" : "3478543",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147045000,
        "permanentid" : "c11c47d73ce8a3e5329e648dabeac357833f69b14b9d4105c828cd887e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c2fd977155116a3d45",
        "transactionid" : 864225,
        "title" : "Glossary ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649147045000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147045056811596,
        "sysisattachment" : "3478543",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478543,
        "size" : 17011,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146763326,
        "syssize" : 17011,
        "sysdate" : 1649147045000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 640,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/glossary?lang=en",
        "modified" : 1648225535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147045056811596,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "Excerpt" : "See Also Little-endian memory. Breakpoint A breakpoint is a mechanism provided by debuggers to identify an ... See Also Watchpoint. ... See Also Beat. Byte An 8-bit data item.",
      "FirstSentences" : "Glossary This glossary describes some of the terms used in technical documents from ARM Limited. Abort A mechanism that indicates to a core that the attempted memory access is invalid or not ..."
    }, {
      "title" : "Write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "excerpt" : "Write buffer To prevent bus wait cycles from stalling the processor during data ... If the write buffer is full, subsequent accesses to the bus stall until the write ... Write buffer Cortex-M1",
      "firstSentences" : "Write buffer To prevent bus wait cycles from stalling the processor during data stores, stores to the external interfaces go through a one-entry write buffer. If the write buffer is full, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M1 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-M1 Technical Reference Manual ",
          "document_number" : "ddi0413",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3478543",
          "sysurihash" : "wmðNehUT7rfiYNA0",
          "urihash" : "wmðNehUT7rfiYNA0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "systransactionid" : 902433,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210619045000,
          "topparentid" : 3478543,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370753000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655118727000,
          "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e18c1fd977155116a3cc2",
          "transactionid" : 902433,
          "title" : "Cortex-M1 Technical Reference Manual ",
          "products" : [ "Cortex-M1" ],
          "date" : 1655118727000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "ddi0413:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655118727910021801,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655118717166,
          "syssize" : 1961,
          "sysdate" : 1655118727000,
          "haslayout" : "1",
          "topparent" : "3478543",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478543,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655118727000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0413/d/?lang=en",
          "modified" : 1655118709000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655118727910021801,
          "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M1 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Write buffer ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "wEF3ZCYwUx5MSmX9",
        "urihash" : "wEF3ZCYwUx5MSmX9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "buffer ; bus ; subsequent accesses ; external interfaces ; data stores ; wait cycles ; completing ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "attachmentparentid" : 3478543,
        "parentitem" : "5e8e18c1fd977155116a3cc2",
        "concepts" : "buffer ; bus ; subsequent accesses ; external interfaces ; data stores ; wait cycles ; completing ; instructions",
        "documenttype" : "html",
        "isattachment" : "3478543",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147044000,
        "permanentid" : "8c02d8d43d9b653bd5202757e69613d6c5ab56da4ce802a2288016aa6b9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c2fd977155116a3d3b",
        "transactionid" : 864225,
        "title" : "Write buffer ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649147044000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147044901227233,
        "sysisattachment" : "3478543",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478543,
        "size" : 362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146763345,
        "syssize" : 362,
        "sysdate" : 1649147044000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
        "modified" : 1648225535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147044901227233,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "Excerpt" : "Write buffer To prevent bus wait cycles from stalling the processor during data ... If the write buffer is full, subsequent accesses to the bus stall until the write ... Write buffer Cortex-M1",
      "FirstSentences" : "Write buffer To prevent bus wait cycles from stalling the processor during data stores, stores to the external interfaces go through a one-entry write buffer. If the write buffer is full, ..."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Activation levels ",
      "document_number" : "ddi0413",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3478543",
      "sysurihash" : "zcPkyUNftSuDSXwZ",
      "urihash" : "zcPkyUNftSuDSXwZ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
      "systransactionid" : 864225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1210619045000,
      "topparentid" : 3478543,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370753000,
      "sysconcepts" : "asynchronous pre-emption ; fault handler ; Thread mode ; stacks ; transitions ; lists ; priority ; hardware signal ; Triggering event ; lock-up state ; SysTick Counter ; PendSV Software ; Supervisor Call ; access rules",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
      "attachmentparentid" : 3478543,
      "parentitem" : "5e8e18c1fd977155116a3cc2",
      "concepts" : "asynchronous pre-emption ; fault handler ; Thread mode ; stacks ; transitions ; lists ; priority ; hardware signal ; Triggering event ; lock-up state ; SysTick Counter ; PendSV Software ; Supervisor Call ; access rules",
      "documenttype" : "html",
      "isattachment" : "3478543",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147045000,
      "permanentid" : "9bdfac314e3a0056d2ee05263e6960fa37fdc1054ad0850f454fbd2fc761",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e18c1fd977155116a3cf6",
      "transactionid" : 864225,
      "title" : "Activation levels ",
      "products" : [ "Cortex-M1" ],
      "date" : 1649147045000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Microcontrollers" ],
      "document_id" : "ddi0413:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147045309432605,
      "sysisattachment" : "3478543",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3478543,
      "size" : 1878,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146763358,
      "syssize" : 1878,
      "sysdate" : 1649147045000,
      "haslayout" : "1",
      "topparent" : "3478543",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3478543,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147045000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0413/d/exceptions/activation-levels?lang=en",
      "modified" : 1648225535000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147045309432605,
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
      "syscollection" : "default"
    },
    "Title" : "Activation levels",
    "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "Excerpt" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. ... [2] Supervisor Call.",
    "FirstSentences" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. Table 4.7 lists the stacks and ..."
  }, {
    "title" : "About setup and hold times",
    "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "excerpt" : "T oh Output hold time. ... Figure 17.2. ... Table 17.1. ... The hold time is specific to process and implementation requirements and therefore, are ... About setup and hold times Cortex-A8",
    "firstSentences" : "About setup and hold times The setup and hold times of processor interface signals are necessary timing parameters for analyzing processor performance. This chapter specifies the setup and hold ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A8 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A8 Technical Reference Manual ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysurihash" : "hjJ57gAq0FYN3hQJ",
        "urihash" : "hjJ57gAq0FYN3hQJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "systransactionid" : 864224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371264000,
        "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147008000,
        "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac088295d1e18d35ce0",
        "transactionid" : 864224,
        "title" : "Cortex-A8 Technical Reference Manual ",
        "products" : [ "Cortex-A8" ],
        "date" : 1649147008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0344:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147008297013853,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2603,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146751813,
        "syssize" : 2603,
        "sysdate" : 1649147008000,
        "haslayout" : "1",
        "topparent" : "3477431",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477431,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 199,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0344/k/?lang=en",
        "modified" : 1648225859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147008297013853,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A8 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "excerpt" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI ... AC Characteristics Cortex-A8",
      "firstSentences" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI interfaces APB interface and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A8 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A8 Technical Reference Manual ",
          "document_number" : "ddi0344",
          "document_version" : "k",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3477431",
          "sysurihash" : "hjJ57gAq0FYN3hQJ",
          "urihash" : "hjJ57gAq0FYN3hQJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "systransactionid" : 864224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1275779222000,
          "topparentid" : 3477431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371264000,
          "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
          "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147008000,
          "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ac088295d1e18d35ce0",
          "transactionid" : 864224,
          "title" : "Cortex-A8 Technical Reference Manual ",
          "products" : [ "Cortex-A8" ],
          "date" : 1649147008000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0344:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147008297013853,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2603,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146751813,
          "syssize" : 2603,
          "sysdate" : 1649147008000,
          "haslayout" : "1",
          "topparent" : "3477431",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477431,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
          "wordcount" : 199,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147008000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0344/k/?lang=en",
          "modified" : 1648225859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147008297013853,
          "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A8 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysurihash" : "uktZ1kBEhkAHNsZM",
        "urihash" : "uktZ1kBEhkAHNsZM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371264000,
        "sysconcepts" : "interfaces ; signals ; timing ; L2 MBIST ; AC Characteristics ; setup",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "attachmentparentid" : 3477431,
        "parentitem" : "5e8e1ac088295d1e18d35ce0",
        "concepts" : "interfaces ; signals ; timing ; L2 MBIST ; AC Characteristics ; setup",
        "documenttype" : "html",
        "isattachment" : "3477431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147027000,
        "permanentid" : "c0d7d76e77190ed641741c7ddaac8e066d4ab8920073d3171a90f5e7d232",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac588295d1e18d35eef",
        "transactionid" : 864225,
        "title" : "AC Characteristics ",
        "products" : [ "Cortex-A8" ],
        "date" : 1649147027000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0344:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147027034786862,
        "sysisattachment" : "3477431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477431,
        "size" : 319,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146751813,
        "syssize" : 319,
        "sysdate" : 1649147027000,
        "haslayout" : "1",
        "topparent" : "3477431",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477431,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147027000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0344/k/ac-characteristics?lang=en",
        "modified" : 1648225859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147027034786862,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "Excerpt" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI ... AC Characteristics Cortex-A8",
      "FirstSentences" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI interfaces APB interface and ..."
    }, {
      "title" : "Cortex-A8 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "excerpt" : "Date ... K ... Non-Confidential Unrestricted Access ... Change history ... Change ... First release for r1p0 ... First release for r1p1 ... First release for r2p0 ... First release for r2p1",
      "firstSentences" : "Cortex-A8 Revision: r3p2 Technical Reference Manual Copyright © 2006-2010 ARM Limited. All rights reserved. ARM DDI 0344K (ID060510) ARM DDI 0344K ID060510 Cortex-A8 Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A8 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A8 Technical Reference Manual ",
          "document_number" : "ddi0344",
          "document_version" : "k",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3477431",
          "sysurihash" : "hjJ57gAq0FYN3hQJ",
          "urihash" : "hjJ57gAq0FYN3hQJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "systransactionid" : 864224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1275779222000,
          "topparentid" : 3477431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371264000,
          "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
          "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147008000,
          "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ac088295d1e18d35ce0",
          "transactionid" : 864224,
          "title" : "Cortex-A8 Technical Reference Manual ",
          "products" : [ "Cortex-A8" ],
          "date" : 1649147008000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0344:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147008297013853,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2603,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146751813,
          "syssize" : 2603,
          "sysdate" : 1649147008000,
          "haslayout" : "1",
          "topparent" : "3477431",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477431,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
          "wordcount" : 199,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147008000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0344/k/?lang=en",
          "modified" : 1648225859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147008297013853,
          "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A8 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A8 Technical Reference Manual ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "u1qel3ñ1ZO7QKkjF",
        "urihash" : "u1qel3ñ1ZO7QKkjF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
        "keywords" : "Cortex-A, Cortex-A8 ",
        "systransactionid" : 864225,
        "copyright" : "Copyright ©€2006-2010 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "numberofpages" : 580,
        "sysconcepts" : "instructions ; registers ; shows ; exceptions ; arrangement ; controlling ; reset ; ARM Limited ; Unpredictable ; translation ; privileged modes ; signals ; L2 caches ; reads ; execution ; APB interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "attachmentparentid" : 3477431,
        "parentitem" : "5e8e1ac088295d1e18d35ce0",
        "concepts" : "instructions ; registers ; shows ; exceptions ; arrangement ; controlling ; reset ; ARM Limited ; Unpredictable ; translation ; privileged modes ; signals ; L2 caches ; reads ; execution ; APB interface",
        "documenttype" : "pdf",
        "isattachment" : "3477431",
        "sysindexeddate" : 1649147025000,
        "permanentid" : "9daf0bbcecfbe75748b8a0612b45e55a2a4cb65b8ce0576f5bf919a49009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac688295d1e18d35fde",
        "transactionid" : 864225,
        "title" : "Cortex-A8 Technical Reference Manual ",
        "subject" : "ARM Cortex-A8 Technical Reference Manual (TRM). Available as PDF. This guide provides documentation of the instruction set and registers, programmer interface, memory model, cache organization, debug and timing for the processor.",
        "date" : 1649147025000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0344:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147025035844114,
        "sysisattachment" : "3477431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477431,
        "size" : 4508609,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146757504,
        "syssubject" : "ARM Cortex-A8 Technical Reference Manual (TRM). Available as PDF. This guide provides documentation of the instruction set and registers, programmer interface, memory model, cache organization, debug and timing for the processor.",
        "syssize" : 4508609,
        "sysdate" : 1649147025000,
        "topparent" : "3477431",
        "author" : "ARM Limited",
        "label_version" : "r3p2",
        "systopparentid" : 3477431,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 5852,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147025000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147025035844114,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A8 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "Excerpt" : "Date ... K ... Non-Confidential Unrestricted Access ... Change history ... Change ... First release for r1p0 ... First release for r1p1 ... First release for r2p0 ... First release for r2p1",
      "FirstSentences" : "Cortex-A8 Revision: r3p2 Technical Reference Manual Copyright © 2006-2010 ARM Limited. All rights reserved. ARM DDI 0344K (ID060510) ARM DDI 0344K ID060510 Cortex-A8 Technical Reference Manual"
    }, {
      "title" : "Cortex-A8 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A8 Technical Reference Manual ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysurihash" : "hjJ57gAq0FYN3hQJ",
        "urihash" : "hjJ57gAq0FYN3hQJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "systransactionid" : 864224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371264000,
        "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147008000,
        "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac088295d1e18d35ce0",
        "transactionid" : 864224,
        "title" : "Cortex-A8 Technical Reference Manual ",
        "products" : [ "Cortex-A8" ],
        "date" : 1649147008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0344:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147008297013853,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2603,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146751813,
        "syssize" : 2603,
        "sysdate" : 1649147008000,
        "haslayout" : "1",
        "topparent" : "3477431",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477431,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 199,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0344/k/?lang=en",
        "modified" : 1648225859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147008297013853,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A8 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 258,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About setup and hold times ",
      "document_number" : "ddi0344",
      "document_version" : "k",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3477431",
      "sysurihash" : "LtdIaOGK6CAtIlou",
      "urihash" : "LtdIaOGK6CAtIlou",
      "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
      "systransactionid" : 864225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1275779222000,
      "topparentid" : 3477431,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371264000,
      "sysconcepts" : "hold times ; clock edge ; input data ; setup ; signals ; processor interface ; amount ; notation ; operating voltage ; target frequency ; implementor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
      "attachmentparentid" : 3477431,
      "parentitem" : "5e8e1ac088295d1e18d35ce0",
      "concepts" : "hold times ; clock edge ; input data ; setup ; signals ; processor interface ; amount ; notation ; operating voltage ; target frequency ; implementor",
      "documenttype" : "html",
      "isattachment" : "3477431",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147029000,
      "permanentid" : "feb1d7f42af4e45cc469e2e03819d052138a7333302a048ea46cef9def66",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1ac588295d1e18d35ef0",
      "transactionid" : 864225,
      "title" : "About setup and hold times ",
      "products" : [ "Cortex-A8" ],
      "date" : 1649147029000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "ddi0344:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147029023067624,
      "sysisattachment" : "3477431",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3477431,
      "size" : 2049,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146751813,
      "syssize" : 2049,
      "sysdate" : 1649147029000,
      "haslayout" : "1",
      "topparent" : "3477431",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477431,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
      "wordcount" : 119,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
      "document_revision" : "k",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147029000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
      "modified" : 1648225859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147029023067624,
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
      "syscollection" : "default"
    },
    "Title" : "About setup and hold times",
    "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "Excerpt" : "T oh Output hold time. ... Figure 17.2. ... Table 17.1. ... The hold time is specific to process and implementation requirements and therefore, are ... About setup and hold times Cortex-A8",
    "FirstSentences" : "About setup and hold times The setup and hold times of processor interface signals are necessary timing parameters for analyzing processor performance. This chapter specifies the setup and hold ..."
  }, {
    "title" : "Reset push buttons",
    "uri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
    "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
    "clickUri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/resets/reset-push-buttons?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
    "excerpt" : "Reset push buttons The V2M-Juno motherboard provides two reset push buttons. Hardware Reset push button Pressing the Hardware Reset button during runtime generates nPBRESET, that performs ...",
    "firstSentences" : "Reset push buttons The V2M-Juno motherboard provides two reset push buttons. Hardware Reset push button Pressing the Hardware Reset button during runtime generates nPBRESET, that performs a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "CwejCF6XsE9Wt1ej",
        "urihash" : "CwejCF6XsE9Wt1ej",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610006000,
        "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1443",
        "transactionid" : 1003857,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610006478653482,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 5839,
        "sysdate" : 1666610006000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 394,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610006478653482,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "excerpt" : "Sixth issue of TRM ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
      "firstSentences" : "Arm® Versatile™ Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved. 100113_0000_07_en Arm® Versatile™ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003857,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003857,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysauthor" : "ARM",
        "sysurihash" : "LcunxZihllbPYnvd",
        "urihash" : "LcunxZihllbPYnvd",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
        "keywords" : "cortex-a57, cortex-a53, development boards, cortex-a, versatile express",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "numberofpages" : 147,
        "sysconcepts" : "Juno motherboard ; V2M ; configuration ; rear panels ; microSD card ; standby-state ; Location of components ; usage constraints ; assignments ; LogicTile daughterboard ; peripherals ; subsections ; Related information ; controller ; connectors ; operating-state",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "Juno motherboard ; V2M ; configuration ; rear panels ; microSD card ; standby-state ; Location of components ; usage constraints ; assignments ; LogicTile daughterboard ; peripherals ; subsections ; Related information ; controller ; connectors ; operating-state",
        "documenttype" : "pdf",
        "isattachment" : "3435629",
        "sysindexeddate" : 1666610003000,
        "permanentid" : "411e2e020733820b9ef74b01005c21811cbe308dad08a6f471b55c4f6a80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bca7158f500bd5c14ea",
        "transactionid" : 1003857,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "subject" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm® Development Platform SoC, version r0.",
        "date" : 1666610003000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610003329582094,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 1050437,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609990048,
        "syssubject" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm® Development Platform SoC, version r0.",
        "syssize" : 1050437,
        "sysdate" : 1666610003000,
        "topparent" : "3435629",
        "author" : "ARM",
        "label_version" : "07",
        "systopparentid" : 3435629,
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 2445,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610003000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610003329582094,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b8bca7158f500bd5c14ea",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/pdf/arm_versatile_express_juno_development_platform_(v2m_juno)_technical_reference_manual_100113_0000_07_en.pdf",
      "Excerpt" : "Sixth issue of TRM ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
      "FirstSentences" : "Arm® Versatile™ Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved. 100113_0000_07_en Arm® Versatile™ ..."
    }, {
      "title" : "SYS_I_A53 Register",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/programmers-model/apb-energy-meter-registers/sys-i-a53-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
      "excerpt" : "SYS_I_A53 Register The SYS_I_A53 Register characteristics are: Purpose Contains a 12-bit ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "firstSentences" : "SYS_I_A53 Register The SYS_I_A53 Register characteristics are: Purpose Contains a 12-bit representation of the instantaneous current consumption of the Cortex-A53 cluster. Usage constraints This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003857,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003857,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYS_I_A53 Register ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "AzFhbz1nuA3Egnzd",
        "urihash" : "AzFhbz1nuA3Egnzd",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "register ; assignments ; SYS ; configurations ; reset ; A57 cores ; u00B5s ; amperes ; Measured",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "register ; assignments ; SYS ; configurations ; reset ; A57 cores ; u00B5s ; amperes ; Measured",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610003000,
        "permanentid" : "f6f7f0a24fa52b466e62fcdf443449424c2f90f0fe3d3775421bbad58772",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c14a5",
        "transactionid" : 1003857,
        "title" : "SYS_I_A53 Register ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610003000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610003662204115,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/programmers-model/apb-energy-meter-registers/sys-i-a53-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986780,
        "syssize" : 990,
        "sysdate" : 1666610003000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610003000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/programmers-model/apb-energy-meter-registers/sys-i-a53-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/programmers-model/apb-energy-meter-registers/sys-i-a53-register?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610003662204115,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
        "syscollection" : "default"
      },
      "Title" : "SYS_I_A53 Register",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/programmers-model/apb-energy-meter-registers/sys-i-a53-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/programmers-model/apb-energy-meter-registers/sys-i-a53-register",
      "Excerpt" : "SYS_I_A53 Register The SYS_I_A53 Register characteristics are: Purpose Contains a 12-bit ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "FirstSentences" : "SYS_I_A53 Register The SYS_I_A53 Register characteristics are: Purpose Contains a 12-bit representation of the instantaneous current consumption of the Cortex-A53 cluster. Usage constraints This ..."
    }, {
      "title" : "Additional user key entry",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/additional-user-key-entry?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
      "excerpt" : "Additional user key entry The V2M-Juno motherboard provides the following methods of additional user ... The Juno Arm Development Platform SoC controls the trusted keyboard over a secure I2C ...",
      "firstSentences" : "Additional user key entry The V2M-Juno motherboard provides the following methods of additional user key entry: Trusted keyboard entry using the secure keyboard entry port on the Juno Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003857,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003857,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Additional user key entry ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "vLuAjARmz7XCmm8l",
        "urihash" : "vLuAjARmz7XCmm8l",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "secure keyboard ; Juno motherboard ; key entry ; touch screen ; V2M ; interface ; custom ; Mini-Din socket ; built-in controller ; connections",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "secure keyboard ; Juno motherboard ; key entry ; touch screen ; V2M ; interface ; custom ; Mini-Din socket ; built-in controller ; connections",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610003000,
        "permanentid" : "94d037d81d164080ed1dd32896733443f660cfdff3456af49ef4461e9229",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1469",
        "transactionid" : 1003857,
        "title" : "Additional user key entry ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610003000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610003616982293,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 1356,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/additional-user-key-entry?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986843,
        "syssize" : 1356,
        "sysdate" : 1666610003000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 93,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610003000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/additional-user-key-entry?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/hardware-description/additional-user-key-entry?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610003616982293,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
        "syscollection" : "default"
      },
      "Title" : "Additional user key entry",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/additional-user-key-entry?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/hardware-description/additional-user-key-entry",
      "Excerpt" : "Additional user key entry The V2M-Juno motherboard provides the following methods of additional user ... The Juno Arm Development Platform SoC controls the trusted keyboard over a secure I2C ...",
      "FirstSentences" : "Additional user key entry The V2M-Juno motherboard provides the following methods of additional user key entry: Trusted keyboard entry using the secure keyboard entry port on the Juno Arm ..."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Reset push buttons ",
      "document_number" : "100113",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3435629",
      "sysurihash" : "l2ð0GðkPfBSJya1u",
      "urihash" : "l2ð0GðkPfBSJya1u",
      "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
      "systransactionid" : 1003857,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532692686000,
      "topparentid" : 3435629,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585155017000,
      "sysconcepts" : "reset push ; Juno motherboard ; standby-state ; nPBRESET ; V2M ; direct control ; bare metal ; config",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3435629,
      "parentitem" : "5e7b8bc97158f500bd5c1443",
      "concepts" : "reset push ; Juno motherboard ; standby-state ; nPBRESET ; V2M ; direct control ; bare metal ; config",
      "documenttype" : "html",
      "isattachment" : "3435629",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666610003000,
      "permanentid" : "e035dfcc1503af46043d67e8d3fbbf3cb4edb07d1af572c1fc03b8a46b0d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b8bc97158f500bd5c145b",
      "transactionid" : 1003857,
      "title" : "Reset push buttons ",
      "products" : [ "Juno Development Board" ],
      "date" : 1666610003000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "100113:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610003856955819,
      "sysisattachment" : "3435629",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435629,
      "size" : 1004,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/resets/reset-push-buttons?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609986811,
      "syssize" : 1004,
      "sysdate" : 1666610003000,
      "haslayout" : "1",
      "topparent" : "3435629",
      "label_version" : "07",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435629,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
      "wordcount" : 72,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610003000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/resets/reset-push-buttons?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100113/0000/hardware-description/resets/reset-push-buttons?lang=en",
      "modified" : 1666609956000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610003856955819,
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
      "syscollection" : "default"
    },
    "Title" : "Reset push buttons",
    "Uri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
    "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
    "ClickUri" : "https://developer.arm.com/documentation/100113/0000/hardware-description/resets/reset-push-buttons?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/hardware-description/resets/reset-push-buttons",
    "Excerpt" : "Reset push buttons The V2M-Juno motherboard provides two reset push buttons. Hardware Reset push button Pressing the Hardware Reset button during runtime generates nPBRESET, that performs ...",
    "FirstSentences" : "Reset push buttons The V2M-Juno motherboard provides two reset push buttons. Hardware Reset push button Pressing the Hardware Reset button during runtime generates nPBRESET, that performs a ..."
  }, {
    "title" : "Arm Musca-B1 Test Chip and Board",
    "uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "firstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101312_0000_02_en Arm® Musca-B1 Test Chip and Board Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101312",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467157",
        "sysurihash" : "gxBucM3AEkVñao0I",
        "urihash" : "gxBucM3AEkVñao0I",
        "sysuri" : "https://developer.arm.com/documentation/101312/0000/en",
        "systransactionid" : 1003844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622073600000,
        "topparentid" : 3467157,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097093000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666609647000,
        "permanentid" : "30fc84b1e7ab0613e0d1d4085922b7ec375f760ae201557604ae3434d1dd",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3cc5e022752339b44a4a",
        "transactionid" : 1003844,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1666609647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101312:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609647433304594,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609644779,
        "syssize" : 196,
        "sysdate" : 1666609647000,
        "haslayout" : "1",
        "topparent" : "3467157",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467157,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101312/0000/?lang=en",
        "modified" : 1666609596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609647433304594,
        "uri" : "https://developer.arm.com/documentation/101312/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    },
    "childResults" : [ {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101312",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467157",
        "sysurihash" : "gxBucM3AEkVñao0I",
        "urihash" : "gxBucM3AEkVñao0I",
        "sysuri" : "https://developer.arm.com/documentation/101312/0000/en",
        "systransactionid" : 1003844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622073600000,
        "topparentid" : 3467157,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097093000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666609647000,
        "permanentid" : "30fc84b1e7ab0613e0d1d4085922b7ec375f760ae201557604ae3434d1dd",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3cc5e022752339b44a4a",
        "transactionid" : 1003844,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1666609647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101312:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609647433304594,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609644779,
        "syssize" : 196,
        "sysdate" : 1666609647000,
        "haslayout" : "1",
        "topparent" : "3467157",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467157,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101312/0000/?lang=en",
        "modified" : 1666609596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609647433304594,
        "uri" : "https://developer.arm.com/documentation/101312/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Musca-B1 Test Chip and Board ",
      "document_number" : "101312",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3467157",
      "sysauthor" : "ARM",
      "sysurihash" : "SqT5Ldyo7eBJðJAW",
      "urihash" : "SqT5Ldyo7eBJðJAW",
      "sysuri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Boards, Musca B1",
      "systransactionid" : 1003844,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622073600000,
      "topparentid" : 3467157,
      "numberofpages" : 213,
      "sysconcepts" : "registers ; usage constraints ; test chip ; musca ; B1 test ; CryptoIsland ; base memory ; assignments ; registers summary ; software workaround ; Related information ; Location of components ; subsections ; subsystems ; floating nodes ; input multiplexers",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
      "attachmentparentid" : 3467157,
      "parentitem" : "60af3cc5e022752339b44a4a",
      "concepts" : "registers ; usage constraints ; test chip ; musca ; B1 test ; CryptoIsland ; base memory ; assignments ; registers summary ; software workaround ; Related information ; Location of components ; subsections ; subsystems ; floating nodes ; input multiplexers",
      "documenttype" : "pdf",
      "isattachment" : "3467157",
      "sysindexeddate" : 1666609649000,
      "permanentid" : "405c90ab90ee93fb292af1486244769d57f1bbbc860b38d1d3c33c468cf9",
      "syslanguage" : [ "English" ],
      "itemid" : "60af3cc5e022752339b44a4c",
      "transactionid" : 1003844,
      "title" : "Arm Musca-B1 Test Chip and Board ",
      "subject" : "This book describes the Arm® Musca‑B1 test chip and board.",
      "date" : 1666609648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101312:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666609648793638890,
      "sysisattachment" : "3467157",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467157,
      "size" : 1373477,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609646738,
      "syssubject" : "This book describes the Arm® Musca‑B1 test chip and board.",
      "syssize" : 1373477,
      "sysdate" : 1666609648000,
      "topparent" : "3467157",
      "author" : "ARM",
      "label_version" : "0000-02",
      "systopparentid" : 3467157,
      "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
      "wordcount" : 3069,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666609649000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666609648793638890,
      "uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-B1 Test Chip and Board",
    "Uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "FirstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101312_0000_02_en Arm® Musca-B1 Test Chip and Board Technical ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "27ñ5t99x03h2yhLH",
        "urihash" : "27ñ5t99x03h2yhLH",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
        "systransactionid" : 900407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654781421000,
        "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
        "syslanguage" : [ "English" ],
        "itemid" : "60193826eee5236980d08720",
        "transactionid" : 900407,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654781421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654781421780971528,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654781401799,
        "syssize" : 5310,
        "sysdate" : 1654781421000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 337,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654781421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1654781421780971528,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Narrow timestamp synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "firstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Narrow timestamp synchronous bridge ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "vDl14rñHwFðrpWUw",
        "urihash" : "vDl14rñHwFðrpWUw",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "96189fa42a3ff467bff89e9f89a255793a9a661675ff6c0dcf0ffe150f6e",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08771",
        "transactionid" : 885126,
        "title" : "Narrow timestamp synchronous bridge ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338482410923,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 706,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338482410923,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "Excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "FirstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ..."
    }, {
      "title" : "APB3 to APB4 adapter",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "firstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB3 to APB4 adapter ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "sj4HC07G58ZZoJBU",
        "urihash" : "sj4HC07G58ZZoJBU",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "42359dda108962cab8563cd1ac30848a3e390fea443f664efc7c0cc32ae3",
        "syslanguage" : [ "English" ],
        "itemid" : "60193827eee5236980d08744",
        "transactionid" : 885126,
        "title" : "APB3 to APB4 adapter ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338504933987,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198297466,
        "syssize" : 472,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338504933987,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "syscollection" : "default"
      },
      "Title" : "APB3 to APB4 adapter",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "Excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "FirstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ..."
    }, {
      "title" : "Narrow timestamp replicator",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "firstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Narrow timestamp replicator ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "NvwGt6rrVñHD54f7",
        "urihash" : "NvwGt6rrVñHD54f7",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "4c90b4b19cf094a6aa9b4ff961c80a45a0a7bfd5f96606f59ccc3909c9ea",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08776",
        "transactionid" : 885126,
        "title" : "Narrow timestamp replicator ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338516811422,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 512,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338516811422,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp replicator",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "Excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "FirstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "document_number" : "100806",
      "document_version" : "0401",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4466606",
      "sysauthor" : "ARM",
      "sysurihash" : "KyFQkLUIE139iZq3",
      "urihash" : "KyFQkLUIE139iZq3",
      "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components",
      "systransactionid" : 885127,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1606397820000,
      "topparentid" : 4466606,
      "numberofpages" : 907,
      "sysconcepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 4466606,
      "parentitem" : "60193826eee5236980d08720",
      "concepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4466606",
      "sysindexeddate" : 1652198344000,
      "permanentid" : "254d6a7eeaa3cec0887a3c77cda39fca9f4f1462bfe3995b790c0771b75f",
      "syslanguage" : [ "English" ],
      "itemid" : "6019382ceee5236980d08852",
      "transactionid" : 885127,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600 System Components.",
      "date" : 1652198341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100806:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652198341904939907,
      "sysisattachment" : "4466606",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466606,
      "size" : 4700160,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652198302184,
      "syssubject" : "This book describes the CoreSight SoC-600 System Components.",
      "syssize" : 4700160,
      "sysdate" : 1652198341000,
      "topparent" : "4466606",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 4466606,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4613,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652198344000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652198341904939907,
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "Excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ..."
  }, {
    "title" : "TRCIDR13, ID Register 13",
    "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "2PaduqñXDsUmz9e3",
        "urihash" : "2PaduqñXDsUmz9e3",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438437000,
        "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
        "syslanguage" : [ "English" ],
        "itemid" : "610115969ebe3a7dbd3a7a53",
        "transactionid" : 910248,
        "title" : "Arm  CortexA510 Core ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438437791968045,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438418318,
        "syssize" : 4881,
        "sysdate" : 1656438437000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438437791968045,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "kqy6cZCeuXfRCFUc",
        "urihash" : "kqy6cZCeuXfRCFUc",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "94403c5f2ab6f86abcf772afd06c02cc0d6e3809570b019aacba56fcedc5",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159c9ebe3a7dbd3a7b66",
        "transactionid" : 863678,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648071094614,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526042,
        "syssize" : 599,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648071094614,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "firstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "JñZ1xkfzhvh16qOl",
        "urihash" : "JñZ1xkfzhvh16qOl",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "b4443ea24c4162e28bfae97e81919da0d78f492670224e0e99322a168412",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159b9ebe3a7dbd3a7b32",
        "transactionid" : 863678,
        "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648049603319,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 2469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526464,
        "syssize" : 2469,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648049603319,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "Excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "FirstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ..."
    }, {
      "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "firstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "qh11A5vh4eicNDKY",
        "urihash" : "qh11A5vh4eicNDKY",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "ce963f117deb1c402f02566fcbc49f8d065dfd6f658a7dc0d49d11d7aad4",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159a9ebe3a7dbd3a7ade",
        "transactionid" : 863678,
        "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648007473720,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 3577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526433,
        "syssize" : 3577,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648007473720,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "Excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "FirstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "TRCIDR13, ID Register 13 ",
      "document_number" : "101604",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5043797",
      "sysurihash" : "FUTim95dftV0opaI",
      "urihash" : "FUTim95dftV0opaI",
      "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 5043797,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627461014000,
      "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5043797,
      "parentitem" : "610115969ebe3a7dbd3a7a53",
      "concepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "documenttype" : "html",
      "isattachment" : "5043797",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "254153edc5907f386edf625afce8bb02e0c8c53c77831a0a67eed129a0a1",
      "syslanguage" : [ "English" ],
      "itemid" : "6101159d9ebe3a7dbd3a7bc2",
      "transactionid" : 863678,
      "title" : "TRCIDR13, ID Register 13 ",
      "products" : [ "Cortex-A510" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649080648112414187,
      "sysisattachment" : "5043797",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5043797,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080526136,
      "syssize" : 401,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "5043797",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043797,
      "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "document_revision" : "0003-16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "modified" : 1645007859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648112414187,
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "syscollection" : "default"
    },
    "Title" : "TRCIDR13, ID Register 13",
    "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ..."
  }, {
    "title" : "FIQ interrupt handler",
    "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "excerpt" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\ ...",
    "firstSentences" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\r\\n ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
      "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "Kc2DumyjrfNlZwVu",
        "urihash" : "Kc2DumyjrfNlZwVu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150386000,
        "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37419",
        "transactionid" : 864293,
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
        "products" : [ "PL192" ],
        "date" : 1649150386000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150386206225883,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130855,
        "syssize" : 1894,
        "sysdate" : 1649150386000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150386000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150386206225883,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
      "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
    },
    "childResults" : [ {
      "title" : "FIQ interrupt initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "excerpt" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. ... ;other FIQs\\r\\n \\r\\n\\r\\n \\r\\n STR r1, [r0, #IntEnableOffset] ;Enable interrupt\\r\\n \\r\\ ...",
      "firstSentences" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt_to_enable>\\r\\n \\r\\n STR r1, [r0, # ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "document_number" : "ddi0273",
          "document_version" : "a",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3484954",
          "sysurihash" : "Kc2DumyjrfNlZwVu",
          "urihash" : "Kc2DumyjrfNlZwVu",
          "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259815000,
          "topparentid" : 3484954,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373003000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150386000,
          "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e218b88295d1e18d37419",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "products" : [ "PL192" ],
          "date" : 1649150386000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0273:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150386206225883,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150130855,
          "syssize" : 1894,
          "sysdate" : 1649150386000,
          "haslayout" : "1",
          "topparent" : "3484954",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484954,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150386000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0273/a/?lang=en",
          "modified" : 1639045630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150386206225883,
          "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "FIQ interrupt initialization ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "ZZQVñ5hInJwBSt2w",
        "urihash" : "ZZQVñ5hInJwBSt2w",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484954,
        "parentitem" : "5e8e218b88295d1e18d37419",
        "documenttype" : "html",
        "isattachment" : "3484954",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150429000,
        "permanentid" : "bdd7b616e60e338631d75c9416ffc1904f9550f86dd9f377a4f62fefb4be",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37479",
        "transactionid" : 864293,
        "title" : "FIQ interrupt initialization ",
        "products" : [ "PL192" ],
        "date" : 1649150429000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150429418464070,
        "sysisattachment" : "3484954",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484954,
        "size" : 552,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130855,
        "syssize" : 552,
        "sysdate" : 1649150429000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150429000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150429418464070,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "Excerpt" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. ... ;other FIQs\\r\\n \\r\\n\\r\\n \\r\\n STR r1, [r0, #IntEnableOffset] ;Enable interrupt\\r\\n \\r\\ ...",
      "FirstSentences" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt_to_enable>\\r\\n \\r\\n STR r1, [r0, # ..."
    }, {
      "title" : "VIC port signals",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/signal-descriptions/vic-port-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
      "excerpt" : "VIC port signals The VIC port signals are shown in Table A.4. Name Type Source\\/ destination Description VICVECTADDRV Output ARM11 or ARM1026EJ processor ... VIC port signals ARM PrimeCell",
      "firstSentences" : "VIC port signals The VIC port signals are shown in Table A.4. Name Type Source\\/ destination Description VICVECTADDRV Output ARM11 or ARM1026EJ processor Indicates that the VICVECTADDROUT bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "document_number" : "ddi0273",
          "document_version" : "a",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3484954",
          "sysurihash" : "Kc2DumyjrfNlZwVu",
          "urihash" : "Kc2DumyjrfNlZwVu",
          "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259815000,
          "topparentid" : 3484954,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373003000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150386000,
          "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e218b88295d1e18d37419",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "products" : [ "PL192" ],
          "date" : 1649150386000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0273:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150386206225883,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150130855,
          "syssize" : 1894,
          "sysdate" : 1649150386000,
          "haslayout" : "1",
          "topparent" : "3484954",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484954,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150386000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0273/a/?lang=en",
          "modified" : 1639045630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150386206225883,
          "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VIC port signals ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "GPsTHBHHYcHkuvIY",
        "urihash" : "GPsTHBHHYcHkuvIY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
        "systransactionid" : 864292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "sysconcepts" : "VIC port ; ARM1026EJ processor ; asynchronous mode ; ARM11 ; IRQ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484954,
        "parentitem" : "5e8e218b88295d1e18d37419",
        "concepts" : "VIC port ; ARM1026EJ processor ; asynchronous mode ; ARM11 ; IRQ",
        "documenttype" : "html",
        "isattachment" : "3484954",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150349000,
        "permanentid" : "5022f8611f1c97899da3bc858af715095a24baede858fb351e19d4598546",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37470",
        "transactionid" : 864292,
        "title" : "VIC port signals ",
        "products" : [ "PL192" ],
        "date" : 1649150349000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150349323051047,
        "sysisattachment" : "3484954",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484954,
        "size" : 797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/signal-descriptions/vic-port-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130791,
        "syssize" : 797,
        "sysdate" : 1649150349000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/signal-descriptions/vic-port-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/signal-descriptions/vic-port-signals?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150349323051047,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
        "syscollection" : "default"
      },
      "Title" : "VIC port signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/signal-descriptions/vic-port-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/signal-descriptions/vic-port-signals",
      "Excerpt" : "VIC port signals The VIC port signals are shown in Table A.4. Name Type Source\\/ destination Description VICVECTADDRV Output ARM11 or ARM1026EJ processor ... VIC port signals ARM PrimeCell",
      "FirstSentences" : "VIC port signals The VIC port signals are shown in Table A.4. Name Type Source\\/ destination Description VICVECTADDRV Output ARM11 or ARM1026EJ processor Indicates that the VICVECTADDROUT bus ..."
    }, {
      "title" : "PrimeCell VIC test harness overview",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model-for-test/primecell-vic-test-harness-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
      "excerpt" : "PrimeCell VIC test harness overview The additional logic for functional verification and production testing ... The integration vectors provide a way of verifying that the PrimeCell VIC is ...",
      "firstSentences" : "PrimeCell VIC test harness overview The additional logic for functional verification and production testing allows: capture of input signals to the block stimulation of the output signals. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "document_number" : "ddi0273",
          "document_version" : "a",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3484954",
          "sysurihash" : "Kc2DumyjrfNlZwVu",
          "urihash" : "Kc2DumyjrfNlZwVu",
          "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259815000,
          "topparentid" : 3484954,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373003000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150386000,
          "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e218b88295d1e18d37419",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "products" : [ "PL192" ],
          "date" : 1649150386000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0273:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150386206225883,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150130855,
          "syssize" : 1894,
          "sysdate" : 1649150386000,
          "haslayout" : "1",
          "topparent" : "3484954",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484954,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150386000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0273/a/?lang=en",
          "modified" : 1639045630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150386206225883,
          "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell VIC test harness overview ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "bKrfjxmGPUzojNNH",
        "urihash" : "bKrfjxmGPUzojNNH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "sysconcepts" : "PrimeCell VIC ; output signals ; AMBA ; intra-chip ; transfers ; master module ; block stimulation ; functional verification ; harness overview ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484954,
        "parentitem" : "5e8e218b88295d1e18d37419",
        "concepts" : "PrimeCell VIC ; output signals ; AMBA ; intra-chip ; transfers ; master module ; block stimulation ; functional verification ; harness overview ; connections",
        "documenttype" : "html",
        "isattachment" : "3484954",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150182000,
        "permanentid" : "1ed474ea29d773d29ec2ab978384819b5652f7be3c2e85db5782ff811f78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37462",
        "transactionid" : 864287,
        "title" : "PrimeCell VIC test harness overview ",
        "products" : [ "PL192" ],
        "date" : 1649150182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150182877645453,
        "sysisattachment" : "3484954",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484954,
        "size" : 1138,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model-for-test/primecell-vic-test-harness-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130826,
        "syssize" : 1138,
        "sysdate" : 1649150182000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 93,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model-for-test/primecell-vic-test-harness-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/programmer-s-model-for-test/primecell-vic-test-harness-overview?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150182877645453,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell VIC test harness overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model-for-test/primecell-vic-test-harness-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model-for-test/primecell-vic-test-harness-overview",
      "Excerpt" : "PrimeCell VIC test harness overview The additional logic for functional verification and production testing ... The integration vectors provide a way of verifying that the PrimeCell VIC is ...",
      "FirstSentences" : "PrimeCell VIC test harness overview The additional logic for functional verification and production testing allows: capture of input signals to the block stimulation of the output signals. The ..."
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "FIQ interrupt handler ",
      "document_number" : "ddi0273",
      "document_version" : "a",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3484954",
      "sysurihash" : "ñ5EIrCZuckkpurbð",
      "urihash" : "ñ5EIrCZuckkpurbð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "systransactionid" : 864293,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259815000,
      "topparentid" : 3484954,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373003000,
      "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3484954,
      "parentitem" : "5e8e218b88295d1e18d37419",
      "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
      "documenttype" : "html",
      "isattachment" : "3484954",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150429000,
      "permanentid" : "27851cf849729c6be1c38cf84d433ff07ff9b9d3e4e9cff0eb4b40d21fa4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e218b88295d1e18d3747a",
      "transactionid" : 864293,
      "title" : "FIQ interrupt handler ",
      "products" : [ "PL192" ],
      "date" : 1649150429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0273:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150429890697604,
      "sysisattachment" : "3484954",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484954,
      "size" : 354,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150130855,
      "syssize" : 354,
      "sysdate" : 1649150429000,
      "haslayout" : "1",
      "topparent" : "3484954",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484954,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150429000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "modified" : 1639045630000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150429890697604,
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "syscollection" : "default"
    },
    "Title" : "FIQ interrupt handler",
    "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "Excerpt" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\ ...",
    "FirstSentences" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\r\\n ..."
  }, {
    "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100400/0003/en",
    "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
    "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
    "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Serializing instructions",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "excerpt" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. ... The following exception entry instructions are serializing: SVC. SMC. BKPT. ...",
      "firstSentences" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. Serializing instructions force the Cortex-R8 processor to complete all modifications to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Serializing instructions ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "zgKn2nñdxEoOxxWq",
        "urihash" : "zgKn2nñdxEoOxxWq",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "instructions ; serializing ; control ; handler ; exception ; R8 processor ; Out-of-order execution ; SEV ; registers ; Data-processing ; general-purpose",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "instructions ; serializing ; control ; handler ; exception ; R8 processor ; Out-of-order execution ; SEV ; registers ; Data-processing ; general-purpose",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "04594aeec35d1e7c832584f539e8a087434a1cd251fd5fd7123db787018b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d83",
        "transactionid" : 902343,
        "title" : "Serializing instructions ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660848167044,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 973,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610726,
        "syssize" : 973,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660848167044,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
        "syscollection" : "default"
      },
      "Title" : "Serializing instructions",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "Excerpt" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. ... The following exception entry instructions are serializing: SVC. SMC. BKPT. ...",
      "FirstSentences" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. Serializing instructions force the Cortex-R8 processor to complete all modifications to ..."
    }, {
      "title" : "Embedded Trace Macrocell",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex- ... It contains the following sections: About the ETM. Functional description. Interfaces.",
      "firstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex-R8 processor. It contains the following sections: About the ETM. Functional description. Interfaces.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "eZ9iwgpJmEdknið5",
        "urihash" : "eZ9iwgpJmEdknið5",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "2dd690b816881e5d347f84227935a42de87f6a47620de0498775805cfb78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861cd6",
        "transactionid" : 902343,
        "title" : "Embedded Trace Macrocell ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660409938367,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610707,
        "syssize" : 326,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660409938367,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "Excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex- ... It contains the following sections: About the ETM. Functional description. Interfaces.",
      "FirstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex-R8 processor. It contains the following sections: About the ETM. Functional description. Interfaces."
    }, {
      "title" : "Cycle Timings and Interlock Behavior",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "excerpt" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of ... It contains the following sections: About instruction cycle timing. Data-processing instructions.",
      "firstSentences" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of integer instructions on Cortex-R8 processor cores. It contains the following sections: About instruction cycle ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle Timings and Interlock Behavior ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "M2ODTDq5bDuZB2hx",
        "urihash" : "M2ODTDq5bDuZB2hx",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "cycle timings ; instructions ; processor cores ; Load ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "cycle timings ; instructions ; processor cores ; Load ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "31c8d0938961ed4eac3341529258534f06d8930dca7729d52db8c1206b61",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d7a",
        "transactionid" : 902343,
        "title" : "Cycle Timings and Interlock Behavior ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660274497939,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 382,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610738,
        "syssize" : 382,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660274497939,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "Cycle Timings and Interlock Behavior",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "Excerpt" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of ... It contains the following sections: About instruction cycle timing. Data-processing instructions.",
      "FirstSentences" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of integer instructions on Cortex-R8 processor cores. It contains the following sections: About instruction cycle ..."
    } ],
    "totalNumberOfChildResults" : 391,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
      "document_number" : "100400",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3447206",
      "sysurihash" : "orqTgðñVUNy8z7EJ",
      "urihash" : "orqTgðñVUNy8z7EJ",
      "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
      "systransactionid" : 902343,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1554467268000,
      "topparentid" : 3447206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307666000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114660000,
      "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de012a3736a0d2e861bff",
      "transactionid" : 902343,
      "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
      "products" : [ "Cortex-R8" ],
      "date" : 1655114660000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "100400:0003:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114660922913481,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4409,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114610738,
      "syssize" : 4409,
      "sysdate" : 1655114660000,
      "haslayout" : "1",
      "topparent" : "3447206",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447206,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
      "wordcount" : 295,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114660000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100400/0003/?lang=en",
      "modified" : 1655114596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114660922913481,
      "uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
    "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
    "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
  }, {
    "title" : "c2 registers",
    "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "clickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "excerpt" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers.",
    "firstSentences" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers. The following table shows the 32-bit wide system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "MjgOb8RMzkrIzVAñ",
        "urihash" : "MjgOb8RMzkrIzVAñ",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca40cbfe76649ba525d9",
        "transactionid" : 902340,
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441893387701,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429983,
        "syssize" : 4287,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441893387701,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "excerpt" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32",
      "firstSentences" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Auxiliary ID Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "84bKx5LdgdvZFsOW",
        "urihash" : "84bKx5LdgdvZFsOW",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "res0 ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "res0 ; register",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "8dfed5a48df8ae7f9b1f56a46bafa076168c58533b121fd5f8ebc71e76e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca41cbfe76649ba52658",
        "transactionid" : 902340,
        "title" : "Auxiliary ID Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441461213184,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429592,
        "syssize" : 128,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441461213184,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
        "syscollection" : "default"
      },
      "Title" : "Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "Excerpt" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32",
      "FirstSentences" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32"
    }, {
      "title" : "ID Register 11",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "excerpt" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "firstSentences" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special P1 right-hand keys that the trace unit can use. Usage constraints There are no usage constraints.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID Register 11 ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "G0QzkP7rs9XkFqMN",
        "urihash" : "G0QzkP7rs9XkFqMN",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "right-hand keys ; special P1 ; usage constraints ; trace unit ; TRCIDR11 ; configurations ; assignments NUMP1SPC ; Figure C10 ; register summary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "right-hand keys ; special P1 ; usage constraints ; trace unit ; TRCIDR11 ; configurations ; assignments NUMP1SPC ; Figure C10 ; register summary",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "b967c2e32066bc40ff61b1b94187fd6b847ad6f095f760efd8887d390de5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba52738",
        "transactionid" : 902340,
        "title" : "ID Register 11 ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441439743136,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429826,
        "syssize" : 542,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/id-register-11?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441439743136,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
        "syscollection" : "default"
      },
      "Title" : "ID Register 11",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "Excerpt" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "FirstSentences" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special P1 right-hand keys that the trace unit can use. Usage constraints There are no usage constraints."
    }, {
      "title" : "Encoding for tag and data in the L1 instruction cache",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "excerpt" : "Encoding for tag and data in the L1 instruction cache The following table shows the format ... The set-index range parameter (S) is determined by the following formula: S = log2( ... [30:29]",
      "firstSentences" : "Encoding for tag and data in the L1 instruction cache The following table shows the format of the Instruction Cache Tag Read Operation Register and the Instruction Cache Data Read Operation Register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Encoding for tag and data in the L1 instruction cache ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "YokU9ñWgJ97BLtA6",
        "urihash" : "YokU9ñWgJ97BLtA6",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "instruction cache ; Tag Read Operation ; format ; T32 state ; fields combined ; A32 ; entries ; Unused",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "instruction cache ; Tag Read Operation ; format ; T32 state ; fields combined ; A32 ; entries ; Unused",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "090647c1522befcd00f38e4811241b377612597ff8191d6f64051774a29d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba526d6",
        "transactionid" : 902340,
        "title" : "Encoding for tag and data in the L1 instruction cache ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441427775053,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 1344,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429889,
        "syssize" : 1344,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441427775053,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
        "syscollection" : "default"
      },
      "Title" : "Encoding for tag and data in the L1 instruction cache",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "Excerpt" : "Encoding for tag and data in the L1 instruction cache The following table shows the format ... The set-index range parameter (S) is determined by the following formula: S = log2( ... [30:29]",
      "FirstSentences" : "Encoding for tag and data in the L1 instruction cache The following table shows the format of the Instruction Cache Tag Read Operation Register and the Instruction Cache Data Read Operation Register."
    } ],
    "totalNumberOfChildResults" : 338,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "c2 registers ",
      "document_number" : "100241",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4194177",
      "sysurihash" : "btLgV2idnYZ0N1Tp",
      "urihash" : "btLgV2idnYZ0N1Tp",
      "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
      "systransactionid" : 902340,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549271399000,
      "topparentid" : 4194177,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585302080000,
      "sysconcepts" : "registers ; UNK Translation ; Base Control ; reset ; Non-secure ; boot sequence ; summary Op1 ; AArch32 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 4194177,
      "parentitem" : "5e7dca40cbfe76649ba525d9",
      "concepts" : "registers ; UNK Translation ; Base Control ; reset ; Non-secure ; boot sequence ; summary Op1 ; AArch32 state",
      "documenttype" : "html",
      "isattachment" : "4194177",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114442000,
      "permanentid" : "2ac0a8a2367f3add2a2e1273b27577d2efea057b5830452165378e9ec962",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca41cbfe76649ba5263a",
      "transactionid" : 902340,
      "title" : "c2 registers ",
      "products" : [ "Cortex-A32" ],
      "date" : 1655114441000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100241:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114441456762141,
      "sysisattachment" : "4194177",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4194177,
      "size" : 906,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114429592,
      "syssize" : 906,
      "sysdate" : 1655114441000,
      "haslayout" : "1",
      "topparent" : "4194177",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4194177,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 73,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114442000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
      "modified" : 1655114399000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114441456762141,
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
      "syscollection" : "default"
    },
    "Title" : "c2 registers",
    "Uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "ClickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "Excerpt" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers.",
    "FirstSentences" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers. The following table shows the 32-bit wide system ..."
  }, {
    "title" : "AArch64 registers",
    "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
    "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
    "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
    "excerpt" : "AArch64 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch64 registers. AArch64 registers ProcessorsApplication ProcessorsCortex-ANeoverse N2",
    "firstSentences" : "AArch64 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch64 registers. AArch64 registers ProcessorsApplication ProcessorsCortex-ANeoverse N2",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "5LqðgHybbNddSTIq",
        "urihash" : "5LqðgHybbNddSTIq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
        "systransactionid" : 1066917,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1670411375000,
        "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b194a2506b46a5c323cc",
        "transactionid" : 1066917,
        "title" : "Arm  Neoverse N2  Core ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670411375000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670411375911790032,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670411369129,
        "syssize" : 4961,
        "sysdate" : 1670411375000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670411375000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1670411375911790032,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "Activity Monitors register summary",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
      "excerpt" : "Activity Monitors register summary The summary table provides an overview of all implementation defined Activity ... Individual register descriptions provide detailed information. Table 1.",
      "firstSentences" : "Activity Monitors register summary The summary table provides an overview of all implementation defined Activity Monitors registers in the core. Individual register descriptions provide detailed ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 1066917,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1670411375000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 1066917,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411375000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411375911790032,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411369129,
          "syssize" : 4961,
          "sysdate" : 1670411375000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411375000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1670411375911790032,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Activity Monitors register summary ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "zlotMLrI8PXcYQEM",
        "urihash" : "zlotMLrI8PXcYQEM",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "Activity Monitors ; register summary ; Op2 Reset ; detailed information ; C14 ; C13 ; EL0 ; AMEVTYPER10",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "Activity Monitors ; register summary ; Op2 Reset ; detailed information ; C14 ; C13 ; EL0 ; AMEVTYPER10",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067884000,
        "permanentid" : "f7dca22b85a63908d7736482002cd3bbd18526fc283ed06b78cfe7bf98a9",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19ba2506b46a5c324cc",
        "transactionid" : 965801,
        "title" : "Activity Monitors register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067884000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067884779197397,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1330,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837213,
        "syssize" : 1330,
        "sysdate" : 1663067884000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067884000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/AArch64-registers/Activity-Monitors-register-summary?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067884779197397,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Activity Monitors register summary",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary",
      "Excerpt" : "Activity Monitors register summary The summary table provides an overview of all implementation defined Activity ... Individual register descriptions provide detailed information. Table 1.",
      "FirstSentences" : "Activity Monitors register summary The summary table provides an overview of all implementation defined Activity Monitors registers in the core. Individual register descriptions provide detailed ..."
    }, {
      "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 1066917,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1670411375000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 1066917,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411375000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411375911790032,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411369129,
          "syssize" : 4961,
          "sysdate" : 1670411375000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411375000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1670411375911790032,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "gHQEjñt9SlYS47FO",
        "urihash" : "gHQEjñt9SlYS47FO",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "el0 ; AArch64 ; amevtyper11 ; Reset ; configurations ; AMEVCNTR1 ; auxiliary activity ; See individual ; group activity-monitors ; assignments",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "el0 ; AArch64 ; amevtyper11 ; Reset ; configurations ; AMEVCNTR1 ; auxiliary activity ; See individual ; group activity-monitors ; assignments",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067880000,
        "permanentid" : "b5feaadacd57835abd329c116d820c805039157c56c8941bb35bb7bf833a",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19ba2506b46a5c324ce",
        "transactionid" : 965801,
        "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880871291420,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837202,
        "syssize" : 1514,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 115,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880871291420,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ..."
    }, {
      "title" : "AIDR_EL1, Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 1066917,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1670411375000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 1066917,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411375000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411375911790032,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411369129,
          "syssize" : 4961,
          "sysdate" : 1670411375000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411375000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1670411375911790032,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AIDR_EL1, Auxiliary ID Register ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "2QW0owZzzBFP2Zr2",
        "urihash" : "2QW0owZzzBFP2Zr2",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "configurations ; el1 ; AArch64 ; register ; generic-system-control Reset ; assignments ; aidr ; MIDR ; conjunction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "configurations ; el1 ; AArch64 ; register ; generic-system-control Reset ; assignments ; aidr ; MIDR ; conjunction",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067880000,
        "permanentid" : "1c8c85d7ac51294831fb59c1f8ab671150abbfc82eaaab991c89b2b96dca",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b198a2506b46a5c3245a",
        "transactionid" : 965801,
        "title" : "AIDR_EL1, Auxiliary ID Register ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880789233064,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837153,
        "syssize" : 1259,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880789233064,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
        "syscollection" : "default"
      },
      "Title" : "AIDR_EL1, Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
    } ],
    "totalNumberOfChildResults" : 52,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AArch64 registers ",
      "document_number" : "102099",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4890481",
      "sysurihash" : "LeS6W55fTRhgQduK",
      "urihash" : "LeS6W55fTRhgQduK",
      "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
      "systransactionid" : 965801,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1639094400000,
      "topparentid" : 4890481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639494036000,
      "sysconcepts" : "AArch64 ; Neoverse",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 4890481,
      "parentitem" : "61b8b194a2506b46a5c323cc",
      "concepts" : "AArch64 ; Neoverse",
      "documenttype" : "html",
      "isattachment" : "4890481",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663067884000,
      "permanentid" : "bf0c32a57ca2ee60c3b67e41610682b98e46e671f768c97cddc107689b8f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b8b198a2506b46a5c32458",
      "transactionid" : 965801,
      "title" : "AArch64 registers ",
      "products" : [ "Neoverse N2" ],
      "date" : 1663067884000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102099:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663067884822310765,
      "sysisattachment" : "4890481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4890481,
      "size" : 172,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663067837213,
      "syssize" : 172,
      "sysdate" : 1663067884000,
      "haslayout" : "1",
      "topparent" : "4890481",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4890481,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 14,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663067884000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102099/0001/AArch64-registers?lang=en",
      "modified" : 1663067831000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663067884822310765,
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
      "syscollection" : "default"
    },
    "Title" : "AArch64 registers",
    "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
    "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers",
    "Excerpt" : "AArch64 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch64 registers. AArch64 registers ProcessorsApplication ProcessorsCortex-ANeoverse N2",
    "FirstSentences" : "AArch64 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch64 registers. AArch64 registers ProcessorsApplication ProcessorsCortex-ANeoverse N2"
  }, {
    "title" : "Miscellaneous debug signals",
    "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Debug/External-debug-interface/Miscellaneous-debug-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
    "excerpt" : "If the address cannot be determined, DBGROMADDR must be tied off to zero and DBGROMADDRV must be ... Table A.22 shows the debug miscellaneous signals. Miscellaneous debug signals Cortex-R5",
    "firstSentences" : "Miscellaneous debug signals This section describes the miscellaneous debug signals. EDBGRQm This signal generates a halting debug event, that is, it requests the CPU to enter debug state. When ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "R9KDorBM6aqIHkD2",
        "urihash" : "R9KDorBM6aqIHkD2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042888dbdee951c1cd879b",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757653944642,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 1928,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757653944642,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "Interrupt and VIC interface",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Functional-Description/Interfaces/Interrupt-and-VIC-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
      "excerpt" : "Interrupt and VIC interface Interrupts describes the interrupts. Interrupt signals, including VIC interface signals describes the associated signals.",
      "firstSentences" : "Interrupt and VIC interface Interrupts describes the interrupts. Interrupt signals, including VIC interface signals describes the associated signals. Interrupt and VIC interface Cortex-R5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt and VIC interface ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "IJHbtl4ydRYBrjc1",
        "urihash" : "IJHbtl4ydRYBrjc1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "VIC interface ; signals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "VIC interface ; signals",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "3c97f3bd7951703a19303156156a2bf44fca4003d45bffa9a73e057e78dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042889dbdee951c1cd87cc",
        "transactionid" : 885012,
        "title" : "Interrupt and VIC interface ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757265625430,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 187,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Functional-Description/Interfaces/Interrupt-and-VIC-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737509,
        "syssize" : 187,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Functional-Description/Interfaces/Interrupt-and-VIC-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Functional-Description/Interfaces/Interrupt-and-VIC-interface?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757265625430,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
        "syscollection" : "default"
      },
      "Title" : "Interrupt and VIC interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Functional-Description/Interfaces/Interrupt-and-VIC-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Functional-Description/Interfaces/Interrupt-and-VIC-interface",
      "Excerpt" : "Interrupt and VIC interface Interrupts describes the interrupts. Interrupt signals, including VIC interface signals describes the associated signals.",
      "FirstSentences" : "Interrupt and VIC interface Interrupts describes the interrupts. Interrupt signals, including VIC interface signals describes the associated signals. Interrupt and VIC interface Cortex-R5"
    }, {
      "title" : "Floating-Point Status and Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
      "excerpt" : "Table 11.5. ... STRIDE Indicates the vector stride, reset value is 0x0 [19] - DNM [18:16] LEN ... Operation cumulative flag, resets to zero Floating-Point Status and Control Register Cortex-R5",
      "firstSentences" : "Floating-Point Status and Control Register The FPSCR Register characteristics are: Purpose Provides all necessary User level control of the floating-point system. Usage constraints All bits ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Floating-Point Status and Control Register ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "3dTavpoYHUKt7PTs",
        "urihash" : "3dTavpoYHUKt7PTs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "register ; initialization ; NaN mode ; assignments ; RAZ ; shows ; R5F processor ; read-modify-write techniques ; Usage constraints ; Configurations ; Unpredictable",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "register ; initialization ; NaN mode ; assignments ; RAZ ; shows ; R5F processor ; read-modify-write techniques ; Usage constraints ; Configurations ; Unpredictable",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "c1cd54333aae85a3493e1f6d9a5dba5a8cdbd98c3e4088d7967ecc1694b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288bdbdee951c1cd88b1",
        "transactionid" : 885012,
        "title" : "Floating-Point Status and Control Register ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757233044800,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 2268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737540,
        "syssize" : 2268,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757233044800,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "Floating-Point Status and Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/FPU-Programmers-Model/System-registers/Floating-Point-Status-and-Control-Register",
      "Excerpt" : "Table 11.5. ... STRIDE Indicates the vector stride, reset value is 0x0 [19] - DNM [18:16] LEN ... Operation cumulative flag, resets to zero Floating-Point Status and Control Register Cortex-R5",
      "FirstSentences" : "Floating-Point Status and Control Register The FPSCR Register characteristics are: Purpose Provides all necessary User level control of the floating-point system. Usage constraints All bits ..."
    }, {
      "title" : "Floating-point load/store instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
      "excerpt" : "Floating-point load\\/store instructions This section describes the cycle timing behavior for all load and ... For store instructions, the data register (Sd or Dd), or registers are always Late ...",
      "firstSentences" : "Floating-point load\\/store instructions This section describes the cycle timing behavior for all load and store instructions that operate on the VFP register file: The base address register, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Floating-point load/store instructions ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "NiJRz9Kc0lHysAe7",
        "urihash" : "NiJRz9Kc0lHysAe7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "store instructions ; base address ; load ; register ; cycles ; timing behavior ; imm ; latencies",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "store instructions ; base address ; load ; register ; cycles ; timing behavior ; imm ; latencies",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "70b980b4c9a9b7123f112bc12e35bfb3cbbccd0323177df2f6cb23fb4877",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd8955",
        "transactionid" : 885012,
        "title" : "Floating-point load/store instructions ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757083653146,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 2451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737743,
        "syssize" : 2451,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 103,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757083653146,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
        "syscollection" : "default"
      },
      "Title" : "Floating-point load/store instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/Floating-point-load-store-instructions",
      "Excerpt" : "Floating-point load\\/store instructions This section describes the cycle timing behavior for all load and ... For store instructions, the data register (Sd or Dd), or registers are always Late ...",
      "FirstSentences" : "Floating-point load\\/store instructions This section describes the cycle timing behavior for all load and store instructions that operate on the VFP register file: The base address register, and ..."
    } ],
    "totalNumberOfChildResults" : 304,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Miscellaneous debug signals ",
      "document_number" : "ddi0460",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4885934",
      "sysurihash" : "3X3bblkcq6VekqIW",
      "urihash" : "3X3bblkcq6VekqIW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
      "systransactionid" : 885012,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1316899650000,
      "topparentid" : 4885934,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594108040000,
      "sysconcepts" : "signals ; CPU ; DBGACKm ; EDBGRQm ; halting ; configuration input ; DBGRESTARTm ; DBGSELFADDRm ; DBGTRIGGERm ; handshake ; fetching instructions ; responding",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 4885934,
      "parentitem" : "5f042888dbdee951c1cd879b",
      "concepts" : "signals ; CPU ; DBGACKm ; EDBGRQm ; halting ; configuration input ; DBGRESTARTm ; DBGSELFADDRm ; DBGTRIGGERm ; handshake ; fetching instructions ; responding",
      "documenttype" : "html",
      "isattachment" : "4885934",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652177757000,
      "permanentid" : "f25362e4d11bc05713d26bd57f09e0154920f56c5389d7f02e087dd74e72",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04288bdbdee951c1cd8903",
      "transactionid" : 885012,
      "title" : "Miscellaneous debug signals ",
      "products" : [ "Cortex-R5" ],
      "date" : 1652177757000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Functional Safety" ],
      "document_id" : "ddi0460:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652177757295160483,
      "sysisattachment" : "4885934",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4885934,
      "size" : 2698,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Debug/External-debug-interface/Miscellaneous-debug-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652177737634,
      "syssize" : 2698,
      "sysdate" : 1652177757000,
      "haslayout" : "1",
      "topparent" : "4885934",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4885934,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for Cortex-R5 processors.",
      "wordcount" : 161,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652177757000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Debug/External-debug-interface/Miscellaneous-debug-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0460/d/Debug/External-debug-interface/Miscellaneous-debug-signals?lang=en",
      "modified" : 1652177731000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652177757295160483,
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
      "syscollection" : "default"
    },
    "Title" : "Miscellaneous debug signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Debug/External-debug-interface/Miscellaneous-debug-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Debug/External-debug-interface/Miscellaneous-debug-signals",
    "Excerpt" : "If the address cannot be determined, DBGROMADDR must be tied off to zero and DBGROMADDRV must be ... Table A.22 shows the debug miscellaneous signals. Miscellaneous debug signals Cortex-R5",
    "FirstSentences" : "Miscellaneous debug signals This section describes the miscellaneous debug signals. EDBGRQm This signal generates a halting debug event, that is, it requests the CPU to enter debug state. When ..."
  }, {
    "title" : "Hyp Configuration Register 2",
    "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
    "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
    "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-configuration-register-2?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
    "excerpt" : "Hyp Configuration Register 2 The HCR2 characteristics are: Purpose Provides additional configuration ... Usage constraints This register is accessible as follows: EL0 (NS) EL0 (S) EL1 (NS) EL1 ...",
    "firstSentences" : "Hyp Configuration Register 2 The HCR2 characteristics are: Purpose Provides additional configuration controls for virtualization. Usage constraints This register is accessible as follows: EL0 (NS) ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "tkpriPUATLv0Dtmh",
        "urihash" : "tkpriPUATLv0Dtmh",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114349000,
        "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a5f",
        "transactionid" : 902337,
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114349000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114349910778213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114327143,
        "syssize" : 4343,
        "sysdate" : 1655114349000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114349910778213,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "About the ACE master interface",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/ace-master-interface/about-the-ace-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
      "excerpt" : "It asserts the write acknowledge signal WACK HIGH in the ACLK cycle following acceptance of a ... All barriers are terminated within the cluster. ... About the ACE master interface Cortex-A35",
      "firstSentences" : "About the ACE master interface You can configure the processor to use the ACE protocol for the master memory interface. Read responses The ACE master can delay accepting a read data channel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the ACE master interface ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "SbuFKyr1em7kIsFc",
        "urihash" : "SbuFKyr1em7kIsFc",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "ACE master ; read data ; transactions ; responses ; compatibility mode ; ACLK cycle ; interfacing ; RACK ; acceptance ; system components ; peripherals ; non-coherent requests ; deasserted LOW",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "ACE master ; read data ; transactions ; responses ; compatibility mode ; ACLK cycle ; interfacing ; RACK ; acceptance ; system components ; peripherals ; non-coherent requests ; deasserted LOW",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "18a6786cbedbfe6e8d3732cebd58f2049a4ad4e4f2b1650e8dd82f7677bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4aa6",
        "transactionid" : 902337,
        "title" : "About the ACE master interface ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348689435174,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 2293,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/ace-master-interface/about-the-ace-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326862,
        "syssize" : 2293,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/ace-master-interface/about-the-ace-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/functional-description/ace-master-interface/about-the-ace-master-interface?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348689435174,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
        "syscollection" : "default"
      },
      "Title" : "About the ACE master interface",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/ace-master-interface/about-the-ace-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/ace-master-interface/about-the-ace-master-interface",
      "Excerpt" : "It asserts the write acknowledge signal WACK HIGH in the ACLK cycle following acceptance of a ... All barriers are terminated within the cluster. ... About the ACE master interface Cortex-A35",
      "FirstSentences" : "About the ACE master interface You can configure the processor to use the ACE protocol for the master memory interface. Read responses The ACE master can delay accepting a read data channel ..."
    }, {
      "title" : "Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
      "excerpt" : "AArch64 Virtual memory control registers AArch64 Other System control registers AArch64 Cache ... VGIC Type Register Virtual CPU interface register summary VM Active Priority Register VM CPU ...",
      "firstSentences" : "Register Descriptions Table of Contents AArch32 system registers AArch32 register summary c0 registers c1 registers c2 registers c3 registers c4 registers c5 registers c6 registers c7 registers c7 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register Descriptions ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "0OYSWduft0kPvN3F",
        "urihash" : "0OYSWduft0kPvN3F",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "7412e304bbdac68b94bde75ade18eb8b775412df0ae388ad417aca92211e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4abb",
        "transactionid" : 902337,
        "title" : "Register Descriptions ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348683304472,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 8386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326768,
        "syssize" : 8386,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348683304472,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions",
      "Excerpt" : "AArch64 Virtual memory control registers AArch64 Other System control registers AArch64 Cache ... VGIC Type Register Virtual CPU interface register summary VM Active Priority Register VM CPU ...",
      "FirstSentences" : "Register Descriptions Table of Contents AArch32 system registers AArch32 register summary c0 registers c1 registers c2 registers c3 registers c4 registers c5 registers c6 registers c7 registers c7 ..."
    }, {
      "title" : "Programming and reading ETM trace unit registers",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/debug/etm/programming-and-reading-etm-trace-unit-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
      "excerpt" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers ... The processor does not have to be in the debug state while you program the ETM trace unit ...",
      "firstSentences" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers using the Debug APB interface. The processor does not have to be in the debug state while you ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming and reading ETM trace unit registers ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "i2ðFyR975elqtwfS",
        "urihash" : "i2ðFyR975elqtwfS",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "trace unit ; trigger condition ; APB interface ; reprogram the counter ; setup ; Programming",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "trace unit ; trigger condition ; APB interface ; reprogram the counter ; setup ; Programming",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "af68de456f83cf0ef816619ed711c3262191b2f94ecd0173f22f80760bdb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4bc2",
        "transactionid" : 902337,
        "title" : "Programming and reading ETM trace unit registers ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348693243838,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 656,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/etm/programming-and-reading-etm-trace-unit-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326956,
        "syssize" : 656,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/etm/programming-and-reading-etm-trace-unit-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/debug/etm/programming-and-reading-etm-trace-unit-registers?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348693243838,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM trace unit registers",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/debug/etm/programming-and-reading-etm-trace-unit-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/etm/programming-and-reading-etm-trace-unit-registers",
      "Excerpt" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers ... The processor does not have to be in the debug state while you program the ETM trace unit ...",
      "FirstSentences" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers using the Debug APB interface. The processor does not have to be in the debug state while you ..."
    } ],
    "totalNumberOfChildResults" : 557,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Hyp Configuration Register 2 ",
      "document_number" : "100236",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3439500",
      "sysurihash" : "puIdW67hð71Jrx8s",
      "urihash" : "puIdW67hð71Jrx8s",
      "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
      "systransactionid" : 902337,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549268538000,
      "topparentid" : 3439500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585238079000,
      "sysconcepts" : "register ; EL2 ; translation regime ; EL1 ; Non-cacheable ; memory ; cache ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439500,
      "parentitem" : "5e7cd03f7158f500bd5c4a5f",
      "concepts" : "register ; EL2 ; translation regime ; EL1 ; Non-cacheable ; memory ; cache ; ID",
      "documenttype" : "html",
      "isattachment" : "3439500",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114348000,
      "permanentid" : "3b9ebebab21b495e87d4b27239812c48b7a98f0907c5fe42555074dafab0",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7cd0407158f500bd5c4afa",
      "transactionid" : 902337,
      "title" : "Hyp Configuration Register 2 ",
      "products" : [ "Cortex-A35" ],
      "date" : 1655114348000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100236:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114348694976305,
      "sysisattachment" : "3439500",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439500,
      "size" : 1754,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-configuration-register-2?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114326659,
      "syssize" : 1754,
      "sysdate" : 1655114348000,
      "haslayout" : "1",
      "topparent" : "3439500",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439500,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 107,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-configuration-register-2?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100236/0100/register-descriptions/aarch32-system-registers/hyp-configuration-register-2?lang=en",
      "modified" : 1655114265000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114348694976305,
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
      "syscollection" : "default"
    },
    "Title" : "Hyp Configuration Register 2",
    "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
    "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
    "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-configuration-register-2?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-configuration-register-2",
    "Excerpt" : "Hyp Configuration Register 2 The HCR2 characteristics are: Purpose Provides additional configuration ... Usage constraints This register is accessible as follows: EL0 (NS) EL0 (S) EL1 (NS) EL1 ...",
    "FirstSentences" : "Hyp Configuration Register 2 The HCR2 characteristics are: Purpose Provides additional configuration controls for virtualization. Usage constraints This register is accessible as follows: EL0 (NS) ..."
  }, {
    "title" : "Product Revisions",
    "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "firstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "e81kGafqy7jAkxLs",
        "urihash" : "e81kGafqy7jAkxLs",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149640000,
        "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9a4",
        "transactionid" : 864276,
        "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149639979994808,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 4969,
        "sysdate" : 1649149639000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149639979994808,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "XPay6dOEh5J8sSkN",
        "urihash" : "XPay6dOEh5J8sSkN",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "undefined exception ; cryptographic instruction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "undefined exception ; cryptographic instruction",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149696000,
        "permanentid" : "3c8ad7142a656aaa54da2252c6a79187224ce18e52ed98ae1721bb38b967",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ad",
        "transactionid" : 864277,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149696048627672,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 514,
        "sysdate" : 1649149696000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149696048627672,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "dWs7JvfU2UOp3KPð",
        "urihash" : "dWs7JvfU2UOp3KPð",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149693000,
        "permanentid" : "1253d17520d9a718b3189a38b1267b9c7e494a59eb700697d26b3d1dafb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9b1",
        "transactionid" : 864277,
        "title" : "Document revisions ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149693224776280,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 125,
        "sysdate" : 1649149693000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Document-revisions?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149693224776280,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2"
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "Wu9xC3zB8zgibEZW",
        "urihash" : "Wu9xC3zB8zgibEZW",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149689000,
        "permanentid" : "832c1506c810d801b4547941b9da03bc92ec823bf3b2328140481ac6d9cf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ae",
        "transactionid" : 864277,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149689000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149689431719565,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 614,
        "sysdate" : 1649149689000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149689000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149689431719565,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Product Revisions ",
      "document_number" : "102101",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5045246",
      "sysurihash" : "Bq7ioPVfc6rb5wb4",
      "urihash" : "Bq7ioPVfc6rb5wb4",
      "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639483766000,
      "sysconcepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5045246,
      "parentitem" : "61b88976503be65e4e3ae9a4",
      "concepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5045246",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149696000,
      "permanentid" : "69325f04df9d1f35543caaedbcaaa2ed72a1bbf3511c442f6bca4497ee3f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b88976503be65e4e3ae9ac",
      "transactionid" : 864277,
      "title" : "Product Revisions ",
      "products" : [ "Neoverse N2" ],
      "date" : 1649149696000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149696075518076,
      "sysisattachment" : "5045246",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045246,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149583580,
      "syssize" : 341,
      "sysdate" : 1649149696000,
      "haslayout" : "1",
      "topparent" : "5045246",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045246,
      "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149696000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "modified" : 1645008999000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149696075518076,
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "syscollection" : "default"
    },
    "Title" : "Product Revisions",
    "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "Excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "FirstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ..."
  }, {
    "title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial",
    "uri" : "https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
    "printableUri" : "https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60ed94989ebe3a7dbd3a6761",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
    "excerpt" : "3. 4. 5. A Blinky example showing basic operation of µVision and its debugging capabilities. ... Serial Wire Viewer (SWV): Use a ULINK2, ULINKpro, ULINKplus or a J-Link for this ...",
    "firstSentences" : "Introduction: NXP LPC55S69 Arm® TrustZone® Cortex®-M33 Tutorial using ARM® Keil® MDK™ toolkit featuring Serial Wire Viewer Version 1.0 Summer 2020 Robert Boys The latest version of this document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial",
      "uri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan322/1-0/en",
      "excerpt" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial ... Debugging using a variety of MDK debug tools between secure and non-secure code modules ...",
      "firstSentences" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial ",
        "document_number" : "kan322",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "4947993",
        "sysurihash" : "S8a8GPome4RUxach",
        "urihash" : "S8a8GPome4RUxach",
        "sysuri" : "https://developer.arm.com/documentation/kan322/1-0/en",
        "systransactionid" : 1046035,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595808000000,
        "topparentid" : 4947993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626182807000,
        "sysconcepts" : "adapters ; debugging ; timing display ; ULINK family ; MDK-Arm installation ; microB cable ; CMSIS-DAP compliant ; evaluation board ; code modules ; downloading",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "adapters ; debugging ; timing display ; ULINK family ; MDK-Arm installation ; microB cable ; CMSIS-DAP compliant ; evaluation board ; code modules ; downloading",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1669123013000,
        "permanentid" : "56b5568a1820a0686a93cd877769999853131c992456d14c334dcadf3c4d",
        "syslanguage" : [ "English" ],
        "itemid" : "60ed94979ebe3a7dbd3a675f",
        "transactionid" : 1046035,
        "title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial ",
        "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "DB-ARM", "XX532", "Armv8-M", "AR130", "PL480", "BP147", "BP141", "PL480-GRP", "ZB542", "ZB541", "ZB540", "ZB535", "ZB534", "ZB530", "ZB527", "ZB525", "ZB524", "ZB522", "MP098", "AT638", "AT625", "AT624", "AT623", "ZB536", "ZB528", "TM976", "AT624-GRP", "AT625-GRP", "AT624", "AT624-GRP" ],
        "date" : 1669123013000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "kan322:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669123013295952170,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 859,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669123008006,
        "syssize" : 859,
        "sysdate" : 1669123013000,
        "haslayout" : "1",
        "topparent" : "4947993",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947993,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil uVision IDE. Debugging using a variety of MDK debug tools between secure and non-secure code modules is shown in detail.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers", "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669123013000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan322/1-0/?lang=en",
        "modified" : 1626182807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669123013295952170,
        "uri" : "https://developer.arm.com/documentation/kan322/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial",
      "Uri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan322/1-0/en",
      "Excerpt" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial ... Debugging using a variety of MDK debug tools between secure and non-secure code modules ...",
      "FirstSentences" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil ..."
    },
    "childResults" : [ {
      "title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial",
      "uri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan322/1-0/en",
      "excerpt" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial ... Debugging using a variety of MDK debug tools between secure and non-secure code modules ...",
      "firstSentences" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial ",
        "document_number" : "kan322",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "4947993",
        "sysurihash" : "S8a8GPome4RUxach",
        "urihash" : "S8a8GPome4RUxach",
        "sysuri" : "https://developer.arm.com/documentation/kan322/1-0/en",
        "systransactionid" : 1046035,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595808000000,
        "topparentid" : 4947993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626182807000,
        "sysconcepts" : "adapters ; debugging ; timing display ; ULINK family ; MDK-Arm installation ; microB cable ; CMSIS-DAP compliant ; evaluation board ; code modules ; downloading",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "adapters ; debugging ; timing display ; ULINK family ; MDK-Arm installation ; microB cable ; CMSIS-DAP compliant ; evaluation board ; code modules ; downloading",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1669123013000,
        "permanentid" : "56b5568a1820a0686a93cd877769999853131c992456d14c334dcadf3c4d",
        "syslanguage" : [ "English" ],
        "itemid" : "60ed94979ebe3a7dbd3a675f",
        "transactionid" : 1046035,
        "title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial ",
        "products" : [ "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "KM000", "DB-ARM", "XX532", "Armv8-M", "AR130", "PL480", "BP147", "BP141", "PL480-GRP", "ZB542", "ZB541", "ZB540", "ZB535", "ZB534", "ZB530", "ZB527", "ZB525", "ZB524", "ZB522", "MP098", "AT638", "AT625", "AT624", "AT623", "ZB536", "ZB528", "TM976", "AT624-GRP", "AT625-GRP", "AT624", "AT624-GRP" ],
        "date" : 1669123013000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "kan322:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669123013295952170,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 859,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669123008006,
        "syssize" : 859,
        "sysdate" : 1669123013000,
        "haslayout" : "1",
        "topparent" : "4947993",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947993,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil uVision IDE. Debugging using a variety of MDK debug tools between secure and non-secure code modules is shown in detail.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers", "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669123013000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan322/1-0/?lang=en",
        "modified" : 1626182807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669123013295952170,
        "uri" : "https://developer.arm.com/documentation/kan322/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial",
      "Uri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan322/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan322/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan322/1-0/en",
      "Excerpt" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial ... Debugging using a variety of MDK debug tools between secure and non-secure code modules ...",
      "FirstSentences" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial Keil Application Note 322 This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial ",
      "document_number" : "kan322",
      "document_version" : "1-0",
      "content_type" : "Application Note",
      "systopparent" : "4947993",
      "sysauthor" : "bobboy01",
      "sysurihash" : "4aFBEIlWhN4YzuBD",
      "urihash" : "4aFBEIlWhN4YzuBD",
      "sysuri" : "https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
      "systransactionid" : 1046035,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595808000000,
      "topparentid" : 4947993,
      "numberofpages" : 38,
      "sysconcepts" : "instructions ; Start μVision ; programming ; LPCXpresso55S69 ; selections ; keil ; Watchpoints ; CPU ; registers ; waveforms ; Pack Installer ; Keil sales ; clock frequency ; folders ; tabs ; supports",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 4947993,
      "parentitem" : "60ed94979ebe3a7dbd3a675f",
      "concepts" : "instructions ; Start μVision ; programming ; LPCXpresso55S69 ; selections ; keil ; Watchpoints ; CPU ; registers ; waveforms ; Pack Installer ; Keil sales ; clock frequency ; folders ; tabs ; supports",
      "documenttype" : "pdf",
      "isattachment" : "4947993",
      "sysindexeddate" : 1669123014000,
      "permanentid" : "9f00251eeb255a94c9d8ea9824d768e6957e35c82450f182b24f854bfebd",
      "syslanguage" : [ "English" ],
      "itemid" : "60ed94989ebe3a7dbd3a6761",
      "transactionid" : 1046035,
      "title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial ",
      "date" : 1669123014000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "kan322:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Firmware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Firmware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123014434413117,
      "sysisattachment" : "4947993",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 4947993,
      "size" : 4655450,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60ed94989ebe3a7dbd3a6761",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123012847,
      "syssize" : 4655450,
      "sysdate" : 1669123014000,
      "topparent" : "4947993",
      "author" : "bobboy01",
      "label_version" : "v1.0",
      "systopparentid" : 4947993,
      "content_description" : "This hands-on tutorial demonstrates using Arm TrustZone Technology in the NXP LPC55S69 Cortex-M33 processor and Keil uVision IDE. Debugging using a variety of MDK debug tools between secure and non-secure code modules is shown in detail.",
      "wordcount" : 1813,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers", "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123014000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60ed94989ebe3a7dbd3a6761",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123014434413117,
      "uri" : "https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
      "syscollection" : "default"
    },
    "Title" : "KAN322 - NXP LPC55S69 TrustZone Cortex-M33 Tutorial",
    "Uri" : "https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60ed94989ebe3a7dbd3a6761",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan322/1-0/en/pdf/apnt_322.pdf",
    "Excerpt" : "3. 4. 5. A Blinky example showing basic operation of µVision and its debugging capabilities. ... Serial Wire Viewer (SWV): Use a ULINK2, ULINKpro, ULINKplus or a J-Link for this ...",
    "FirstSentences" : "Introduction: NXP LPC55S69 Arm® TrustZone® Cortex®-M33 Tutorial using ARM® Keil® MDK™ toolkit featuring Serial Wire Viewer Version 1.0 Summer 2020 Robert Boys The latest version of this document ..."
  }, {
    "title" : "Does my ARM core support FEAT_LPA ?",
    "uri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004900/1-0/en",
    "excerpt" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, ... addressing (> 32b) for a core, this feature is supported by recent ARM Cortex-A CPUs. ... KBA",
    "firstSentences" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Does my ARM core support FEAT_LPA ? ",
      "document_number" : "ka004900",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4864601",
      "sysurihash" : "Qibgaal9VFA3ñEg2",
      "urihash" : "Qibgaal9VFA3ñEg2",
      "sysuri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
      "systransactionid" : 861314,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1636550377000,
      "topparentid" : 4864601,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1636550440000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648720313000,
      "permanentid" : "c9edcf8427d3006873d67e65a689f6ad3d32415b8efe1d99f6868bf965f4",
      "syslanguage" : [ "English" ],
      "itemid" : "618bc72883e60c5c768e263f",
      "transactionid" : 861314,
      "title" : "Does my ARM core support FEAT_LPA ? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A65", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A77", "Cortex-A78", "Cortex-A78C", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "MP164", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1648720313000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004900:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720313438259644,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1124,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720305610,
      "syssize" : 1124,
      "sysdate" : 1648720313000,
      "haslayout" : "1",
      "topparent" : "4864601",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4864601,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720313000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004900/1-0/?lang=en",
      "modified" : 1636550440000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720313438259644,
      "uri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does my ARM core support FEAT_LPA ?",
    "Uri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004900/1-0/en",
    "Excerpt" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, ... addressing (> 32b) for a core, this feature is supported by recent ARM Cortex-A CPUs. ... KBA",
    "FirstSentences" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ..."
  }, {
    "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
    "uri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... ARM Limited. ... Product Status The information in this document is final, that is for a developed ... iii",
    "firstSentences" : "ARM Cortex-A Series Version: 1.0 Programmer’s Guide for ARMv8-A Copyright © 2015 ARM. All rights reserved. ARM DEN0024A (ID050815) ARM DEN0024A ID050815 ARM Cortex-A Series Programmer’s Guide for ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "gMkUAHcfaxD5V5Hð",
        "urihash" : "gMkUAHcfaxD5V5Hð",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26ee71eff94ef49c6ed7",
        "transactionid" : 861312,
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720181462947281,
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "size" : 3975,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 3975,
        "sysdate" : 1648720181000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 264,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720181462947281,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "Synchronous and asynchronous exceptions",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "excerpt" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either ... An exception is described as synchronous if it is generated as a result of execution or ... Debug exceptions.",
      "firstSentences" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either synchronous, or asynchronous. An exception is described as synchronous if it is generated as a result of execution or ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "document_number" : "den0024",
          "document_version" : "a",
          "content_type" : "Programmer's Guide",
          "systopparent" : "3526972",
          "sysurihash" : "gMkUAHcfaxD5V5Hð",
          "urihash" : "gMkUAHcfaxD5V5Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1431075105000,
          "topparentid" : 3526972,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1606231790000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720182000,
          "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5fbd26ee71eff94ef49c6ed7",
          "transactionid" : 861312,
          "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "products" : [ "Armv8-A" ],
          "date" : 1648720181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0024:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720181462947281,
          "navigationhierarchiescontenttype" : "Programmer's Guide",
          "size" : 3975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720175287,
          "syssize" : 3975,
          "sysdate" : 1648720181000,
          "haslayout" : "1",
          "topparent" : "3526972",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3526972,
          "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
          "wordcount" : 264,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720182000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0024/a/?lang=en",
          "modified" : 1645019785000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720181462947281,
          "uri" : "https://developer.arm.com/documentation/den0024/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronous and asynchronous exceptions ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "RrIyVS8k5HCQ2d2y",
        "urihash" : "RrIyVS8k5HCQ2d2y",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "asynchronous exceptions ; instructions ; System errors ; execution ; MMU ; memory ; reading translation ; location marked",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3526972,
        "parentitem" : "5fbd26ee71eff94ef49c6ed7",
        "concepts" : "asynchronous exceptions ; instructions ; System errors ; execution ; MMU ; memory ; reading translation ; location marked",
        "documenttype" : "html",
        "isattachment" : "3526972",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "b634eef863ca8167a31342b4a364fa93111891f08101cc869fac5bc7f428",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26f071eff94ef49c6f39",
        "transactionid" : 861312,
        "title" : "Synchronous and asynchronous exceptions ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720182363930461,
        "sysisattachment" : "3526972",
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "sysattachmentparentid" : 3526972,
        "size" : 1256,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 1256,
        "sysdate" : 1648720182000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720182363930461,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Synchronous and asynchronous exceptions",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "Excerpt" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either ... An exception is described as synchronous if it is generated as a result of execution or ... Debug exceptions.",
      "FirstSentences" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either synchronous, or asynchronous. An exception is described as synchronous if it is generated as a result of execution or ..."
    }, {
      "title" : "Interrupt handling",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "excerpt" : "\\/\\/ the C interrupt handler\\r\\n ... the frame + 16 bytes\\r\\n . ... However (unlike in ARMv7-A), as the link register for subroutine calls is different to the ... Interrupt handling Armv8-A",
      "firstSentences" : "Interrupt handling ARM commonly uses interrupt to mean interrupt signal. On ARM A-profile and R-profile processors, that means an external IRQ or FIQ interrupt signal. The architecture does not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "document_number" : "den0024",
          "document_version" : "a",
          "content_type" : "Programmer's Guide",
          "systopparent" : "3526972",
          "sysurihash" : "gMkUAHcfaxD5V5Hð",
          "urihash" : "gMkUAHcfaxD5V5Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1431075105000,
          "topparentid" : 3526972,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1606231790000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720182000,
          "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5fbd26ee71eff94ef49c6ed7",
          "transactionid" : 861312,
          "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "products" : [ "Armv8-A" ],
          "date" : 1648720181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0024:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720181462947281,
          "navigationhierarchiescontenttype" : "Programmer's Guide",
          "size" : 3975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720175287,
          "syssize" : 3975,
          "sysdate" : 1648720181000,
          "haslayout" : "1",
          "topparent" : "3526972",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3526972,
          "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
          "wordcount" : 264,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720182000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0024/a/?lang=en",
          "modified" : 1645019785000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720181462947281,
          "uri" : "https://developer.arm.com/documentation/den0024/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt handling ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "th1knB7ke2S09k6a",
        "urihash" : "th1knB7ke2S09k6a",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "exceptions ; priority ; handling ; FIQ ; architecture ; signals ; EL1 ; subroutine calls ; extra code ; set automatically ; execution state ; ARM commonly ; immediate ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3526972,
        "parentitem" : "5fbd26ee71eff94ef49c6ed7",
        "concepts" : "exceptions ; priority ; handling ; FIQ ; architecture ; signals ; EL1 ; subroutine calls ; extra code ; set automatically ; execution state ; ARM commonly ; immediate ; instruction",
        "documenttype" : "html",
        "isattachment" : "3526972",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "08618a2f94ac66f563aaeebad93e51e5f354dfcd4fb23e63635629ef8aaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26f071eff94ef49c6f42",
        "transactionid" : 861312,
        "title" : "Interrupt handling ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720182325831715,
        "sysisattachment" : "3526972",
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "sysattachmentparentid" : 3526972,
        "size" : 3462,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 3462,
        "sysdate" : 1648720182000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 193,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720182325831715,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
        "syscollection" : "default"
      },
      "Title" : "Interrupt handling",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "Excerpt" : "\\/\\/ the C interrupt handler\\r\\n ... the frame + 16 bytes\\r\\n . ... However (unlike in ARMv7-A), as the link register for subroutine calls is different to the ... Interrupt handling Armv8-A",
      "FirstSentences" : "Interrupt handling ARM commonly uses interrupt to mean interrupt signal. On ARM A-profile and R-profile processors, that means an external IRQ or FIQ interrupt signal. The architecture does not ..."
    }, {
      "title" : "Exception handling registers",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "excerpt" : "Figure 10.2. ... Additionally, in the case of a synchronous or SError exception, ESR_ELn is also ... For some exceptions, this is the address of the next instruction after the one which ...",
      "firstSentences" : "Exception handling registers describes how the current state of the processor is stored within separate PSTATE fields. If an exception is taken, the PSTATE information is saved in the Saved ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "document_number" : "den0024",
          "document_version" : "a",
          "content_type" : "Programmer's Guide",
          "systopparent" : "3526972",
          "sysurihash" : "gMkUAHcfaxD5V5Hð",
          "urihash" : "gMkUAHcfaxD5V5Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1431075105000,
          "topparentid" : 3526972,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1606231790000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720182000,
          "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5fbd26ee71eff94ef49c6ed7",
          "transactionid" : 861312,
          "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "products" : [ "Armv8-A" ],
          "date" : 1648720181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0024:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720181462947281,
          "navigationhierarchiescontenttype" : "Programmer's Guide",
          "size" : 3975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720175287,
          "syssize" : 3975,
          "sysdate" : 1648720181000,
          "haslayout" : "1",
          "topparent" : "3526972",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3526972,
          "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
          "wordcount" : 264,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720182000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0024/a/?lang=en",
          "modified" : 1645019785000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720181462947281,
          "uri" : "https://developer.arm.com/documentation/den0024/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exception handling registers ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "RRQcNrLGnGohS2cl",
        "urihash" : "RRQcNrLGnGohS2cl",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "exceptions ; registers ; execution ; AArch32 ; AArch64 ; separate ; instruction ; ELn ; Handler code ; Stack Pointer ; returning ; compatibility reasons ; piece of memory ; aborting ; settings",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3526972,
        "parentitem" : "5fbd26ee71eff94ef49c6ed7",
        "concepts" : "exceptions ; registers ; execution ; AArch32 ; AArch64 ; separate ; instruction ; ELn ; Handler code ; Stack Pointer ; returning ; compatibility reasons ; piece of memory ; aborting ; settings",
        "documenttype" : "html",
        "isattachment" : "3526972",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "7b17fcf0c967cd0f71995336c0674ec05197600cf7e51e52eb7a783f2602",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26f071eff94ef49c6f38",
        "transactionid" : 861312,
        "title" : "Exception handling registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720182202504394,
        "sysisattachment" : "3526972",
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "sysattachmentparentid" : 3526972,
        "size" : 5852,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 5852,
        "sysdate" : 1648720182000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720182202504394,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
        "syscollection" : "default"
      },
      "Title" : "Exception handling registers",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "Excerpt" : "Figure 10.2. ... Additionally, in the case of a synchronous or SError exception, ESR_ELn is also ... For some exceptions, this is the address of the next instruction after the one which ...",
      "FirstSentences" : "Exception handling registers describes how the current state of the processor is stored within separate PSTATE fields. If an exception is taken, the PSTATE information is saved in the Saved ..."
    } ],
    "totalNumberOfChildResults" : 170,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
      "document_number" : "den0024",
      "document_version" : "a",
      "content_type" : "Programmer's Guide",
      "systopparent" : "3526972",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sJFwHqmñ2Pyxkcñf",
      "urihash" : "sJFwHqmñ2Pyxkcñf",
      "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
      "keywords" : "Cortex-A, Cortex-A50, Cortex-A53, Cortex-A57, ARMv8",
      "systransactionid" : 861312,
      "copyright" : "Copyright ©€2015 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1431075105000,
      "topparentid" : 3526972,
      "numberofpages" : 296,
      "sysconcepts" : "instructions ; registers ; architectures ; cores ; memory ; arm ; operating systems ; translations ; applications ; exception level ; execution states ; hypervisors ; ARMv8 ; exceptions ; clusters ; hardware",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3526972,
      "parentitem" : "5fbd26ee71eff94ef49c6ed7",
      "concepts" : "instructions ; registers ; architectures ; cores ; memory ; arm ; operating systems ; translations ; applications ; exception level ; execution states ; hypervisors ; ARMv8 ; exceptions ; clusters ; hardware",
      "documenttype" : "pdf",
      "isattachment" : "3526972",
      "sysindexeddate" : 1648720186000,
      "permanentid" : "4d84c9ca8b1a33c56f025afaf9f46e79953d6fcdf7710881a89ff7c262a8",
      "syslanguage" : [ "English" ],
      "itemid" : "5fbd26f271eff94ef49c7020",
      "transactionid" : 861312,
      "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
      "date" : 1648720185000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0024:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720185882267870,
      "sysisattachment" : "3526972",
      "navigationhierarchiescontenttype" : "Programmer's Guide",
      "sysattachmentparentid" : 3526972,
      "size" : 4472641,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720179253,
      "syssize" : 4472641,
      "sysdate" : 1648720185000,
      "topparent" : "3526972",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3526972,
      "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
      "wordcount" : 5151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720186000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720185882267870,
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... ARM Limited. ... Product Status The information in this document is final, that is for a developed ... iii",
    "FirstSentences" : "ARM Cortex-A Series Version: 1.0 Programmer’s Guide for ARMv8-A Copyright © 2015 ARM. All rights reserved. ARM DEN0024A (ID050815) ARM DEN0024A ID050815 ARM Cortex-A Series Programmer’s Guide for ..."
  }, {
    "title" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem?",
    "uri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004817/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem? ",
      "document_number" : "ka004817",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4806148",
      "sysurihash" : "TbðgbKxUkedejduE",
      "urihash" : "TbðgbKxUkedejduE",
      "sysuri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
      "systransactionid" : 861311,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1629810834000,
      "topparentid" : 4806148,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1629810886000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5|5eec6e98e24a5e02d07b25c8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648720165000,
      "permanentid" : "82eb3cf690e29557347a7220176d1347809df4c38c9c6da7782377f19ac6",
      "syslanguage" : [ "English" ],
      "itemid" : "6124f0c6d5c3af0155493257",
      "transactionid" : 861311,
      "title" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AS134", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT420", "AT421", "AT422", "AT423", "AT424", "AT425", "AT425-GRP", "AT426", "AT427", "AT427-GRP", "AT428", "AT428-PRU", "AT428-TRM", "AT430", "AT440", "AT470", "AT470-PRU", "AT471", "AT472", "AT475", "AT480", "AT481", "AT490", "AT497", "AT510-GRP", "AT511", "AT512", "AT513", "AT514", "AT520", "AT521", "AT521-GRP", "AT522", "AT527", "AT527-GRP", "AT528", "AT528-PRU", "AT528-TRM", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "AT590", "AT590-GRP", "AT597", "AT597-GRP", "AT598", "AT598-PRU", "AT598-TRM", "AT610", "AT611", "AT611-GRP", "AT617", "AT617-GRP", "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A34", "Cortex-A510", "Cortex-A65", "Cortex-A710", "Cortex-A76", "Cortex-A77", "Cortex-A78", "Cortex-A78C", "Cortex-M0+", "Cortex-M4", "Cortex-M55", "Cortex-R5", "Cortex-R52", "Cortex-R52+", "Cortex-R82", "DynamIQ Shared Unit 110", "FA110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "HM001", "HM002", "HM003", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP014", "MP015", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP088", "MP088-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP098", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "MP164", "PL460", "PL460-PRU", "PL460-TRM", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "TM891", "TM892", "TM932", "TM976", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA065", "ZA076", "ZA077", "ZA323", "ZA324", "ZA557", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA640", "ZA641", "ZA644", "ZA645", "ZA647", "ZA648", "ZA649", "ZA662", "ZA663", "ZA664", "ZA665", "ZA666", "ZA699", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA802", "ZA803", "ZA804", "ZA808", "ZA818", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA839", "ZA840", "ZA841", "ZA842", "ZA845", "ZA846", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA896", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA929", "ZA930", "ZA933", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA951", "ZA964", "ZA965", "ZA966", "ZA967", "ZA980", "ZA981", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB104", "ZB107", "ZB108", "ZB109", "ZB115", "ZB116", "ZB132", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB146", "ZB147", "ZB148", "ZB149", "ZB156", "ZB157", "ZB158", "ZB159", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB182", "ZB183", "ZB184", "ZB185", "ZB186", "ZB187", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB211", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB292", "ZB305", "ZB322", "ZB330", "ZB358", "ZB359", "ZB360", "ZB361", "ZB362", "ZB363", "ZB365", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB503", "ZB504", "ZB509", "ZB510", "ZB511", "ZB512", "ZB516", "ZB517", "ZB518", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB725", "ZB726", "ZB746", "ZB747", "ZB749", "ZB750", "ZB751", "ZB752", "ZB787", "ZB804", "ZB810", "ZB811", "ZB812", "ZB813", "ZB814", "ZB816", "ZB835", "ZB876", "ZB877", "ZB878", "ZB891", "ZB892", "ZB893", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1648720165000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004817:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720165942491838,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720147345,
      "syssize" : 63,
      "sysdate" : 1648720165000,
      "haslayout" : "1",
      "topparent" : "4806148",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4806148,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M1", "IP Products|Processors|Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720165000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004817/1-0/?lang=en",
      "modified" : 1629810886000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720165942491838,
      "uri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem?",
    "Uri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004817/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "CoreSight SoC verification suite execution problem: Unexpected abort",
    "uri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001062/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC verification suite execution problem: Unexpected abort ",
      "document_number" : "ka001062",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3701221",
      "sysurihash" : "ðmzdDzfwCtYLNaYi",
      "urihash" : "ðmzdDzfwCtYLNaYi",
      "sysuri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
      "systransactionid" : 863739,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1589978076000,
      "topparentid" : 3701221,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1589978087000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649083660000,
      "permanentid" : "9be839d3a4d32d62ad76f1449c4201b942b6d24ba7e8d96a1e38adf0427a",
      "syslanguage" : [ "English" ],
      "itemid" : "5ec523e79c42c40e855ae0f6",
      "transactionid" : 863739,
      "title" : "CoreSight SoC verification suite execution problem: Unexpected abort ",
      "products" : [ "TM100-GRP", "TM100", "TM200-GRP", "TM200" ],
      "date" : 1649083660000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001062:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083660900071829,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083350892,
      "syssize" : 63,
      "sysdate" : 1649083660000,
      "haslayout" : "1",
      "topparent" : "3701221",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3701221,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083660000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001062/1-0/?lang=en",
      "modified" : 1589978087000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083660900071829,
      "uri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC verification suite execution problem: Unexpected abort",
    "Uri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001062/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script?",
    "uri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004656/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script? ",
      "document_number" : "ka004656",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4709698",
      "sysurihash" : "cgBPVUFB9uNSHYIA",
      "urihash" : "cgBPVUFB9uNSHYIA",
      "sysuri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
      "systransactionid" : 863739,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1624605012000,
      "topparentid" : 4709698,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624605099000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649083658000,
      "permanentid" : "41c2a4a319405b959a7dbf745e831174e27b125293830ba603c3ae7d3f04",
      "syslanguage" : [ "English" ],
      "itemid" : "60d581ab677cf7536a55c232",
      "transactionid" : 863739,
      "title" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script? ",
      "products" : [ "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA980", "ZA981", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1649083658000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004656:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083658381832670,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083482717,
      "syssize" : 63,
      "sysdate" : 1649083658000,
      "haslayout" : "1",
      "topparent" : "4709698",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709698,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004656/1-0/?lang=en",
      "modified" : 1624605099000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083658381832670,
      "uri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script?",
    "Uri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004656/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What is a default slave in AHB or AHB-lite ?",
    "uri" : "https://developer.arm.com/documentation/ka001341/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001341/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001341/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001341/1-0/en",
    "excerpt" : "KBA Article ID: KA001341 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... The default slave should use an OKAY response for IDLE or BUSY transfers and an ERROR ...",
    "firstSentences" : "KBA Article ID: KA001341 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer If the memory map of a system does not define the full 4 gigabyte address space then a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is a default slave in AHB or AHB-lite ? ",
      "document_number" : "ka001341",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228694",
      "sysurihash" : "F2nPcEJyha53J7c7",
      "urihash" : "F2nPcEJyha53J7c7",
      "sysuri" : "https://developer.arm.com/documentation/ka001341/1-0/en",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1602061097000,
      "topparentid" : 4228694,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602061132000,
      "sysconcepts" : "memory map ; transfers ; response ; slave ; empty areas ; address space ; non-confidential Answer ; Set Confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "memory map ; transfers ; response ; slave ; empty areas ; address space ; non-confidential Answer ; Set Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1649148632000,
      "permanentid" : "a54492f3e22e22bb613645a8ca5dab9119d54d0e49280e4943c0a608a5e3",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d834cbcda971b1456816a",
      "transactionid" : 864255,
      "title" : "What is a default slave in AHB or AHB-lite ? ",
      "products" : [ "AR500" ],
      "date" : 1649148632000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001341:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148632114830863,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 486,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001341/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148503854,
      "syssize" : 486,
      "sysdate" : 1649148632000,
      "haslayout" : "1",
      "topparent" : "4228694",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228694,
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148632000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001341/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001341/1-0/?lang=en",
      "modified" : 1602061132000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148632114830863,
      "uri" : "https://developer.arm.com/documentation/ka001341/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is a default slave in AHB or AHB-lite ?",
    "Uri" : "https://developer.arm.com/documentation/ka001341/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001341/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001341/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001341/1-0/en",
    "Excerpt" : "KBA Article ID: KA001341 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... The default slave should use an OKAY response for IDLE or BUSY transfers and an ERROR ...",
    "FirstSentences" : "KBA Article ID: KA001341 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer If the memory map of a system does not define the full 4 gigabyte address space then a ..."
  }, {
    "title" : "Why is the VALID signal sticky?",
    "uri" : "https://developer.arm.com/documentation/ka001918/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001918/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001918/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001918/1-0/en",
    "excerpt" : "KBA Article ID: KA001918 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... For example, the APB bridge can just use the READY signal to hold the address stable ...",
    "firstSentences" : "KBA Article ID: KA001918 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The main advantage of keeping a VALID signal constant (and the associated information, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Why is the VALID signal sticky? ",
      "document_number" : "ka001918",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235096",
      "sysurihash" : "eOLðcAH4oTB6V0is",
      "urihash" : "eOLðcAH4oTB6V0is",
      "sysuri" : "https://developer.arm.com/documentation/ka001918/1-0/en",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602174485000,
      "topparentid" : 4235096,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602174520000,
      "sysconcepts" : "cycles ; slave ; holding register ; APB bridge ; associated information ; signal constant ; Customer non-confidential ; Set Confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "cycles ; slave ; holding register ; APB bridge ; associated information ; signal constant ; Customer non-confidential ; Set Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1649148624000,
      "permanentid" : "0e1f7adba29dd7962719b7b5e49b041b42149890aa54a6403705f722f924",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3e38d3be967f7be46e70",
      "transactionid" : 864255,
      "title" : "Why is the VALID signal sticky? ",
      "products" : [ "AR500" ],
      "date" : 1649148624000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001918:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148624493635447,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1077,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001918/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148442931,
      "syssize" : 1077,
      "sysdate" : 1649148624000,
      "haslayout" : "1",
      "topparent" : "4235096",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235096,
      "wordcount" : 105,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148624000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001918/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001918/1-0/?lang=en",
      "modified" : 1602174520000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148624493635447,
      "uri" : "https://developer.arm.com/documentation/ka001918/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why is the VALID signal sticky?",
    "Uri" : "https://developer.arm.com/documentation/ka001918/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001918/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001918/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001918/1-0/en",
    "Excerpt" : "KBA Article ID: KA001918 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... For example, the APB bridge can just use the READY signal to hold the address stable ...",
    "FirstSentences" : "KBA Article ID: KA001918 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The main advantage of keeping a VALID signal constant (and the associated information, ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f2818c43951795e690a80f6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
    "excerpt" : "General suggestion for additions and improvements are also welcome. ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1 ... There are no Errata in this Category",
    "firstSentences" : "Date of Issue: 27-Jun-2005 ARM Errata Notice AMBA 3 AXI™ Downsizer (BP131) Document Revision 1.0 PrimeCell® Infrastructure Downsizer (BP131) Errata Notice AMBA 3 AXI™ This document contains all ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006217/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice ",
        "document_number" : "genc006217",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838861",
        "sysurihash" : "1csbT6PCUHny1heð",
        "urihash" : "1csbT6PCUHny1heð",
        "sysuri" : "https://developer.arm.com/documentation/genc006217/a/en",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1595466061000,
        "topparentid" : 3838861,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596463300000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148559000,
        "permanentid" : "fb4fa443142dedd0552ee3ccc8ba1d4a17e26fec3d9dd32a9d6d8d7808e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2818c43951795e690a80f4",
        "transactionid" : 864254,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649148559000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006217:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148559838770028,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148378668,
        "syssize" : 213,
        "sysdate" : 1649148559000,
        "haslayout" : "1",
        "topparent" : "3838861",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838861,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of BP131.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006217/a/?lang=en",
        "modified" : 1642580221000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148559838770028,
        "uri" : "https://developer.arm.com/documentation/genc006217/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006217/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006217/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice ",
        "document_number" : "genc006217",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838861",
        "sysurihash" : "1csbT6PCUHny1heð",
        "urihash" : "1csbT6PCUHny1heð",
        "sysuri" : "https://developer.arm.com/documentation/genc006217/a/en",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1595466061000,
        "topparentid" : 3838861,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596463300000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148559000,
        "permanentid" : "fb4fa443142dedd0552ee3ccc8ba1d4a17e26fec3d9dd32a9d6d8d7808e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2818c43951795e690a80f4",
        "transactionid" : 864254,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649148559000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006217:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148559838770028,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148378668,
        "syssize" : 213,
        "sysdate" : 1649148559000,
        "haslayout" : "1",
        "topparent" : "3838861",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838861,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of BP131.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006217/a/?lang=en",
        "modified" : 1642580221000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148559838770028,
        "uri" : "https://developer.arm.com/documentation/genc006217/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006217/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006217/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006217/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice ",
      "document_number" : "genc006217",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3838861",
      "sysauthor" : "ARM",
      "sysurihash" : "nyOv5cpJMx5J7aMh",
      "urihash" : "nyOv5cpJMx5J7aMh",
      "sysuri" : "https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
      "keywords" : "AMBA AXI DownsizerAxi Errata",
      "systransactionid" : 864254,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595466061000,
      "topparentid" : 3838861,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3838861,
      "parentitem" : "5f2818c43951795e690a80f4",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "3838861",
      "sysindexeddate" : 1649148564000,
      "permanentid" : "cc50f3e5f5e8d3580899abad564800401297157d4da3bca8bce35ffdc3b5",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2818c43951795e690a80f6",
      "transactionid" : 864254,
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice ",
      "date" : 1649148564000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc006217:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148564128861184,
      "sysisattachment" : "3838861",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3838861,
      "size" : 67092,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f2818c43951795e690a80f6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148379966,
      "syssize" : 67092,
      "sysdate" : 1649148564000,
      "topparent" : "3838861",
      "author" : "ARM",
      "label_version" : "a",
      "systopparentid" : 3838861,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of BP131.",
      "wordcount" : 251,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148564000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f2818c43951795e690a80f6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148564128861184,
      "uri" : "https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f2818c43951795e690a80f6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006217/a/en/pdf/BP131-DC-11001_DownsizerAxi_r0p0rel0_errata.pdf",
    "Excerpt" : "General suggestion for additions and improvements are also welcome. ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1 ... There are no Errata in this Category",
    "FirstSentences" : "Date of Issue: 27-Jun-2005 ARM Errata Notice AMBA 3 AXI™ Downsizer (BP131) Document Revision 1.0 PrimeCell® Infrastructure Downsizer (BP131) Errata Notice AMBA 3 AXI™ This document contains all ..."
  }, {
    "title" : "Block time and time between characters",
    "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/block-time-and-time-between-characters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
    "excerpt" : "Block time and time between characters Two registers define an upper limit on the time waited for a character to be ... SMBLKTIME defines the timeout limit for the first character in a block.",
    "firstSentences" : "Block time and time between characters Two registers define an upper limit on the time waited for a character to be transmitted by the card. SMBLKTIME defines the timeout limit for the first ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Smart Card Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
      "excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Smart Card Interface Data Sheet ",
        "document_number" : "ddi0095",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4877114",
        "sysurihash" : "THsqHUKbJU3EjaFD",
        "urihash" : "THsqHUKbJU3EjaFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111763000,
        "topparentid" : 4877114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372440000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649148434000,
        "permanentid" : "f5f7ab271f9fd9b35692ff89b7de89896f10e3ed6b7462442e77f35d6d8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1f5888295d1e18d36da2",
        "transactionid" : 864252,
        "title" : "AMBA Smart Card Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649148434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0095:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148434848758887,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1779,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148168227,
        "syssize" : 1779,
        "sysdate" : 1649148434000,
        "haslayout" : "1",
        "topparent" : "4877114",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877114,
        "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0095/a/?lang=en",
        "modified" : 1638964721000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148434848758887,
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Smart Card Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
      "Excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "EMV Character Timing For T=0 (Character Protocol)",
      "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
      "excerpt" : "EMV Character Timing For T=0 (Character Protocol) The minimum interval between the leading edges of the ... The minimum interval between the leading edges of the start bits of two consecutive ...",
      "firstSentences" : "EMV Character Timing For T=0 (Character Protocol) The minimum interval between the leading edges of the start bits of two consecutive characters sent by the interface to the Smart Card is between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Smart Card Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
        "excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Smart Card Interface Data Sheet ",
          "document_number" : "ddi0095",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4877114",
          "sysurihash" : "THsqHUKbJU3EjaFD",
          "urihash" : "THsqHUKbJU3EjaFD",
          "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111763000,
          "topparentid" : 4877114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372440000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649148434000,
          "permanentid" : "f5f7ab271f9fd9b35692ff89b7de89896f10e3ed6b7462442e77f35d6d8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1f5888295d1e18d36da2",
          "transactionid" : 864252,
          "title" : "AMBA Smart Card Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649148434000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0095:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148434848758887,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1779,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148168227,
          "syssize" : 1779,
          "sysdate" : 1649148434000,
          "haslayout" : "1",
          "topparent" : "4877114",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877114,
          "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148434000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0095/a/?lang=en",
          "modified" : 1638964721000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148434848758887,
          "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Smart Card Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
        "Excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "EMV Character Timing For T=0 (Character Protocol) ",
        "document_number" : "ddi0095",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4877114",
        "sysurihash" : "LXt2c0wkFyeðDujH",
        "urihash" : "LXt2c0wkFyeðDujH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111763000,
        "topparentid" : 4877114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372440000,
        "sysconcepts" : "leading edges ; Smart Card ; minimum interval ; consecutive characters ; etus ; interface ; ATR ; TC1 ; rate conversion ; work waiting",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877114,
        "parentitem" : "5e8e1f5888295d1e18d36da2",
        "concepts" : "leading edges ; Smart Card ; minimum interval ; consecutive characters ; etus ; interface ; ATR ; TC1 ; rate conversion ; work waiting",
        "documenttype" : "html",
        "isattachment" : "4877114",
        "sysindexeddate" : 1649148554000,
        "permanentid" : "33d2a8c7418ccf33dceb6934957500be56940075de305eeb8b2ea7d530e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1f5988295d1e18d36dbb",
        "transactionid" : 864253,
        "title" : "EMV Character Timing For T=0 (Character Protocol) ",
        "products" : [ "AMBA" ],
        "date" : 1649148554000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0095:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148554197343858,
        "sysisattachment" : "4877114",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877114,
        "size" : 1324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148168227,
        "syssize" : 1324,
        "sysdate" : 1649148554000,
        "haslayout" : "1",
        "topparent" : "4877114",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877114,
        "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0095/a/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-?lang=en",
        "modified" : 1638964721000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148554197343858,
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
        "syscollection" : "default"
      },
      "Title" : "EMV Character Timing For T=0 (Character Protocol)",
      "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/emv-character-timing-for-t-0--character-protocol-",
      "Excerpt" : "EMV Character Timing For T=0 (Character Protocol) The minimum interval between the leading edges of the ... The minimum interval between the leading edges of the start bits of two consecutive ...",
      "FirstSentences" : "EMV Character Timing For T=0 (Character Protocol) The minimum interval between the leading edges of the start bits of two consecutive characters sent by the interface to the Smart Card is between ..."
    }, {
      "title" : "Transmit",
      "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/transmit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
      "excerpt" : "Transmit Characters that are to be sent to the card are first written into the SMDATA ... Direction of communication is controlled by the MODE bit of the SMTCTRL register. ... Transmit AMBA",
      "firstSentences" : "Transmit Characters that are to be sent to the card are first written into the SMDATA FIFO and then automatically transmitted to the card at timed intervals. Direction of communication is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Smart Card Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
        "excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Smart Card Interface Data Sheet ",
          "document_number" : "ddi0095",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4877114",
          "sysurihash" : "THsqHUKbJU3EjaFD",
          "urihash" : "THsqHUKbJU3EjaFD",
          "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111763000,
          "topparentid" : 4877114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372440000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649148434000,
          "permanentid" : "f5f7ab271f9fd9b35692ff89b7de89896f10e3ed6b7462442e77f35d6d8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1f5888295d1e18d36da2",
          "transactionid" : 864252,
          "title" : "AMBA Smart Card Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649148434000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0095:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148434848758887,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1779,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148168227,
          "syssize" : 1779,
          "sysdate" : 1649148434000,
          "haslayout" : "1",
          "topparent" : "4877114",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877114,
          "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148434000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0095/a/?lang=en",
          "modified" : 1638964721000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148434848758887,
          "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Smart Card Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
        "Excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Transmit ",
        "document_number" : "ddi0095",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4877114",
        "sysurihash" : "HlInFxDsReSñ8BMP",
        "urihash" : "HlInFxDsReSñ8BMP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111763000,
        "topparentid" : 4877114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372440000,
        "sysconcepts" : "register ; FIFO ; card ; transmission ; interface ; etus ; guard ; TXERR ; character-transmit handshaking ; Direction of communication ; subsequent ; mandatory",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877114,
        "parentitem" : "5e8e1f5888295d1e18d36da2",
        "concepts" : "register ; FIFO ; card ; transmission ; interface ; etus ; guard ; TXERR ; character-transmit handshaking ; Direction of communication ; subsequent ; mandatory",
        "documenttype" : "html",
        "isattachment" : "4877114",
        "sysindexeddate" : 1649148553000,
        "permanentid" : "ac1966a6ab4d5d9ff0370a6f6da054f3a54deb67854c3a0b0a6215ba9989",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1f5988295d1e18d36dbd",
        "transactionid" : 864253,
        "title" : "Transmit ",
        "products" : [ "AMBA" ],
        "date" : 1649148553000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0095:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148553585381387,
        "sysisattachment" : "4877114",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877114,
        "size" : 2038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/transmit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148168227,
        "syssize" : 2038,
        "sysdate" : 1649148553000,
        "haslayout" : "1",
        "topparent" : "4877114",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877114,
        "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148553000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/transmit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0095/a/functional-description/character-framing/transmit?lang=en",
        "modified" : 1638964721000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148553585381387,
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
        "syscollection" : "default"
      },
      "Title" : "Transmit",
      "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/transmit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/transmit",
      "Excerpt" : "Transmit Characters that are to be sent to the card are first written into the SMDATA ... Direction of communication is controlled by the MODE bit of the SMTCTRL register. ... Transmit AMBA",
      "FirstSentences" : "Transmit Characters that are to be sent to the card are first written into the SMDATA FIFO and then automatically transmitted to the card at timed intervals. Direction of communication is ..."
    }, {
      "title" : "Overview of Smart Card Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/overview-of-smart-card-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
      "excerpt" : "Overview of Smart Card Operation After reset, the Smart Card Interface is disabled. When the Smart Card Interface is enabled, it generates a CARDIN interrupt if it detects that a card has ...",
      "firstSentences" : "Overview of Smart Card Operation After reset, the Smart Card Interface is disabled. When the Smart Card Interface is enabled, it generates a CARDIN interrupt if it detects that a card has been ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Smart Card Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
        "excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Smart Card Interface Data Sheet ",
          "document_number" : "ddi0095",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4877114",
          "sysurihash" : "THsqHUKbJU3EjaFD",
          "urihash" : "THsqHUKbJU3EjaFD",
          "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111763000,
          "topparentid" : 4877114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372440000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649148434000,
          "permanentid" : "f5f7ab271f9fd9b35692ff89b7de89896f10e3ed6b7462442e77f35d6d8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1f5888295d1e18d36da2",
          "transactionid" : 864252,
          "title" : "AMBA Smart Card Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649148434000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0095:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148434848758887,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1779,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148168227,
          "syssize" : 1779,
          "sysdate" : 1649148434000,
          "haslayout" : "1",
          "topparent" : "4877114",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877114,
          "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148434000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0095/a/?lang=en",
          "modified" : 1638964721000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148434848758887,
          "uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Smart Card Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en",
        "Excerpt" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "AMBA Smart Card Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Overview of Smart Card Operation ",
        "document_number" : "ddi0095",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4877114",
        "sysurihash" : "A5RZ7Q25T23ZðGtV",
        "urihash" : "A5RZ7Q25T23ZðGtV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111763000,
        "topparentid" : 4877114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372440000,
        "sysconcepts" : "card ; interface ; SMICTRL register ; activation sequence ; ATR ; complete ; reads ; deactivates automatically ; subsequent communication ; times protocol ; clock frequency ; transaction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877114,
        "parentitem" : "5e8e1f5888295d1e18d36da2",
        "concepts" : "card ; interface ; SMICTRL register ; activation sequence ; ATR ; complete ; reads ; deactivates automatically ; subsequent communication ; times protocol ; clock frequency ; transaction",
        "documenttype" : "html",
        "isattachment" : "4877114",
        "sysindexeddate" : 1649148550000,
        "permanentid" : "2cc04166eca54f2dc680fef4d956a34347f46b496c9ffafdd160f6583d6c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1f5988295d1e18d36dae",
        "transactionid" : 864253,
        "title" : "Overview of Smart Card Operation ",
        "products" : [ "AMBA" ],
        "date" : 1649148550000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0095:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148550456696264,
        "sysisattachment" : "4877114",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877114,
        "size" : 1415,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/overview-of-smart-card-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148168227,
        "syssize" : 1415,
        "sysdate" : 1649148550000,
        "haslayout" : "1",
        "topparent" : "4877114",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877114,
        "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148550000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/overview-of-smart-card-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0095/a/functional-description/overview-of-smart-card-operation?lang=en",
        "modified" : 1638964721000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148550456696264,
        "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
        "syscollection" : "default"
      },
      "Title" : "Overview of Smart Card Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/overview-of-smart-card-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/overview-of-smart-card-operation",
      "Excerpt" : "Overview of Smart Card Operation After reset, the Smart Card Interface is disabled. When the Smart Card Interface is enabled, it generates a CARDIN interrupt if it detects that a card has ...",
      "FirstSentences" : "Overview of Smart Card Operation After reset, the Smart Card Interface is disabled. When the Smart Card Interface is enabled, it generates a CARDIN interrupt if it detects that a card has been ..."
    } ],
    "totalNumberOfChildResults" : 81,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Block time and time between characters ",
      "document_number" : "ddi0095",
      "document_version" : "a",
      "content_type" : "Datasheet",
      "systopparent" : "4877114",
      "sysurihash" : "0BMOU33WqXDFjYCe",
      "urihash" : "0BMOU33WqXDFjYCe",
      "sysuri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1178111763000,
      "topparentid" : 4877114,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372440000,
      "sysconcepts" : "SMBLKTIME counters ; first character ; maximum allowed ; upper limit ; FIFO ; timeout ; card ; registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4877114,
      "parentitem" : "5e8e1f5888295d1e18d36da2",
      "concepts" : "SMBLKTIME counters ; first character ; maximum allowed ; upper limit ; FIFO ; timeout ; card ; registers",
      "documenttype" : "html",
      "isattachment" : "4877114",
      "sysindexeddate" : 1649148554000,
      "permanentid" : "e27f7abcea352312d236075278b9a66d452e786c2145e39c54fb1b0acffd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1f5988295d1e18d36dbf",
      "transactionid" : 864253,
      "title" : "Block time and time between characters ",
      "products" : [ "AMBA" ],
      "date" : 1649148554000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0095:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148554607663822,
      "sysisattachment" : "4877114",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4877114,
      "size" : 725,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/block-time-and-time-between-characters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148168227,
      "syssize" : 725,
      "sysdate" : 1649148554000,
      "haslayout" : "1",
      "topparent" : "4877114",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4877114,
      "content_description" : "Datasheet providing key information for the AMBA Smart Card Interface.",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148554000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/block-time-and-time-between-characters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0095/a/functional-description/character-framing/block-time-and-time-between-characters?lang=en",
      "modified" : 1638964721000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148554607663822,
      "uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
      "syscollection" : "default"
    },
    "Title" : "Block time and time between characters",
    "Uri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0095/a/functional-description/character-framing/block-time-and-time-between-characters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0095/a/en/functional-description/character-framing/block-time-and-time-between-characters",
    "Excerpt" : "Block time and time between characters Two registers define an upper limit on the time waited for a character to be ... SMBLKTIME defines the timeout limit for the first character in a block.",
    "FirstSentences" : "Block time and time between characters Two registers define an upper limit on the time waited for a character to be transmitted by the card. SMBLKTIME defines the timeout limit for the first ..."
  }, {
    "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
    "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
    "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
    "firstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "LRG scheme",
      "uri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
      "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
      "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/programmable-features/arbitration-scheme/lrg-scheme?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
      "excerpt" : "LRG scheme In this scheme, each connected SI has a single slot associated with it, but each interface also ... This priority value, whose post-reset value can be configured at design time and ...",
      "firstSentences" : "LRG scheme In this scheme, each connected SI has a single slot associated with it, but each interface also has a priority value. This priority value, whose post-reset value can be configured at ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
        "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
        "firstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
          "document_number" : "ddi0422",
          "document_version" : "d",
          "content_type" : "Technical Overview",
          "systopparent" : "4983271",
          "sysurihash" : "261fwIb4Uoi3wmtq",
          "urihash" : "261fwIb4Uoi3wmtq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210260174000,
          "topparentid" : 4983271,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373355000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148546000,
          "permanentid" : "793b10916795c392346d097ee7b64a75cbddfe4eb4878a898caf1e367141",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22eb88295d1e18d377e5",
          "transactionid" : 864253,
          "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
          "products" : [ "AMBA" ],
          "date" : 1649148546000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0422:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148546720104942,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 2069,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148213037,
          "syssize" : 2069,
          "sysdate" : 1649148546000,
          "haslayout" : "1",
          "topparent" : "4983271",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4983271,
          "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
          "wordcount" : 162,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148546000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0422/d/?lang=en",
          "modified" : 1639129650000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148546720104942,
          "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
        "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
        "FirstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "LRG scheme ",
        "document_number" : "ddi0422",
        "document_version" : "d",
        "content_type" : "Technical Overview",
        "systopparent" : "4983271",
        "sysurihash" : "QzdsW7xHZJUeVcSG",
        "urihash" : "QzdsW7xHZJUeVcSG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210260174000,
        "topparentid" : 4983271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373355000,
        "sysconcepts" : "priority groups ; masters ; arbitration ; arbiter ; scheme ; interface ; programming ; bottom ; arbitrary manner ; modes concurrently ; single slot ; connected SI ; membership",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4983271,
        "parentitem" : "5e8e22eb88295d1e18d377e5",
        "concepts" : "priority groups ; masters ; arbitration ; arbiter ; scheme ; interface ; programming ; bottom ; arbitrary manner ; modes concurrently ; single slot ; connected SI ; membership",
        "documenttype" : "html",
        "isattachment" : "4983271",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148546000,
        "permanentid" : "eb794533c50cebdb116c62c3f7b082ce21f5b3ba995cb992018aa4825d7f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d3781b",
        "transactionid" : 864253,
        "title" : "LRG scheme ",
        "products" : [ "AMBA" ],
        "date" : 1649148546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0422:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148546648867130,
        "sysisattachment" : "4983271",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4983271,
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/programmable-features/arbitration-scheme/lrg-scheme?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148213022,
        "syssize" : 1961,
        "sysdate" : 1649148546000,
        "haslayout" : "1",
        "topparent" : "4983271",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4983271,
        "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/programmable-features/arbitration-scheme/lrg-scheme?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0422/d/programmable-features/arbitration-scheme/lrg-scheme?lang=en",
        "modified" : 1639129650000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148546648867130,
        "uri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
        "syscollection" : "default"
      },
      "Title" : "LRG scheme",
      "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/programmable-features/arbitration-scheme/lrg-scheme?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en/programmable-features/arbitration-scheme/lrg-scheme",
      "Excerpt" : "LRG scheme In this scheme, each connected SI has a single slot associated with it, but each interface also ... This priority value, whose post-reset value can be configured at design time and ...",
      "FirstSentences" : "LRG scheme In this scheme, each connected SI has a single slot associated with it, but each interface also has a priority value. This priority value, whose post-reset value can be configured at ..."
    }, {
      "title" : "Programmable RR arbitration scheme",
      "uri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
      "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
      "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/programmers-model/arbitration-control/programmable-rr-arbitration-scheme?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
      "excerpt" : "Programmable RR arbitration scheme The following sections describe how to program and read the values ... Writing configuration values When the programmable RR scheme is selected for a master ...",
      "firstSentences" : "Programmable RR arbitration scheme The following sections describe how to program and read the values for the programmable RR arbitration scheme: Writing configuration values Reading configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
        "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
        "firstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
          "document_number" : "ddi0422",
          "document_version" : "d",
          "content_type" : "Technical Overview",
          "systopparent" : "4983271",
          "sysurihash" : "261fwIb4Uoi3wmtq",
          "urihash" : "261fwIb4Uoi3wmtq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210260174000,
          "topparentid" : 4983271,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373355000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148546000,
          "permanentid" : "793b10916795c392346d097ee7b64a75cbddfe4eb4878a898caf1e367141",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22eb88295d1e18d377e5",
          "transactionid" : 864253,
          "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
          "products" : [ "AMBA" ],
          "date" : 1649148546000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0422:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148546720104942,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 2069,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148213037,
          "syssize" : 2069,
          "sysdate" : 1649148546000,
          "haslayout" : "1",
          "topparent" : "4983271",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4983271,
          "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
          "wordcount" : 162,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148546000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0422/d/?lang=en",
          "modified" : 1639129650000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148546720104942,
          "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
        "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
        "FirstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmable RR arbitration scheme ",
        "document_number" : "ddi0422",
        "document_version" : "d",
        "content_type" : "Technical Overview",
        "systopparent" : "4983271",
        "sysurihash" : "blUSBñOQw2QWzuNP",
        "urihash" : "blUSBñOQw2QWzuNP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210260174000,
        "topparentid" : 4983271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373355000,
        "sysconcepts" : "slave interface ; configuration ; arbitration ; assignments ; lists ; data returned ; 0xFF ; protection",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4983271,
        "parentitem" : "5e8e22eb88295d1e18d377e5",
        "concepts" : "slave interface ; configuration ; arbitration ; assignments ; lists ; data returned ; 0xFF ; protection",
        "documenttype" : "html",
        "isattachment" : "4983271",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148546000,
        "permanentid" : "da009f1e1ab0f870493dc2647f0543cbe0a708a3545669f57830108f9bca",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d37828",
        "transactionid" : 864253,
        "title" : "Programmable RR arbitration scheme ",
        "products" : [ "AMBA" ],
        "date" : 1649148546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0422:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148546585517574,
        "sysisattachment" : "4983271",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4983271,
        "size" : 1983,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/programmers-model/arbitration-control/programmable-rr-arbitration-scheme?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148213006,
        "syssize" : 1983,
        "sysdate" : 1649148546000,
        "haslayout" : "1",
        "topparent" : "4983271",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4983271,
        "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/programmers-model/arbitration-control/programmable-rr-arbitration-scheme?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0422/d/programmers-model/arbitration-control/programmable-rr-arbitration-scheme?lang=en",
        "modified" : 1639129650000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148546585517574,
        "uri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
        "syscollection" : "default"
      },
      "Title" : "Programmable RR arbitration scheme",
      "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/programmers-model/arbitration-control/programmable-rr-arbitration-scheme?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en/programmers-model/arbitration-control/programmable-rr-arbitration-scheme",
      "Excerpt" : "Programmable RR arbitration scheme The following sections describe how to program and read the values ... Writing configuration values When the programmable RR scheme is selected for a master ...",
      "FirstSentences" : "Programmable RR arbitration scheme The following sections describe how to program and read the values for the programmable RR arbitration scheme: Writing configuration values Reading configuration ..."
    }, {
      "title" : "Feedback on this product",
      "uri" : "https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
      "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
      "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/preface/feedback/feedback-on-this-product?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
      "excerpt" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier giving: the product name a concise explanation of ... Feedback on this product AMBA",
      "firstSentences" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier giving: the product name a concise explanation of your comments. Feedback on this product ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
        "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
        "firstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
          "document_number" : "ddi0422",
          "document_version" : "d",
          "content_type" : "Technical Overview",
          "systopparent" : "4983271",
          "sysurihash" : "261fwIb4Uoi3wmtq",
          "urihash" : "261fwIb4Uoi3wmtq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210260174000,
          "topparentid" : 4983271,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373355000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148546000,
          "permanentid" : "793b10916795c392346d097ee7b64a75cbddfe4eb4878a898caf1e367141",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22eb88295d1e18d377e5",
          "transactionid" : 864253,
          "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
          "products" : [ "AMBA" ],
          "date" : 1649148546000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0422:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148546720104942,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 2069,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148213037,
          "syssize" : 2069,
          "sysdate" : 1649148546000,
          "haslayout" : "1",
          "topparent" : "4983271",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4983271,
          "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
          "wordcount" : 162,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148546000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0422/d/?lang=en",
          "modified" : 1639129650000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148546720104942,
          "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
        "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
        "FirstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback on this product ",
        "document_number" : "ddi0422",
        "document_version" : "d",
        "content_type" : "Technical Overview",
        "systopparent" : "4983271",
        "sysurihash" : "KTd6m2dBCPJm3P5e",
        "urihash" : "KTd6m2dBCPJm3P5e",
        "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1210260174000,
        "topparentid" : 4983271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373355000,
        "sysconcepts" : "comments ; concise explanation ; supplier giving ; Feedback",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4983271,
        "parentitem" : "5e8e22eb88295d1e18d377e5",
        "concepts" : "comments ; concise explanation ; supplier giving ; Feedback",
        "documenttype" : "html",
        "isattachment" : "4983271",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148546000,
        "permanentid" : "6534c046828afa778c0282c4408a20667765866ab6e9df53a04e48a06b87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377fa",
        "transactionid" : 864253,
        "title" : "Feedback on this product ",
        "products" : [ "AMBA" ],
        "date" : 1649148546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0422:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148546486068605,
        "sysisattachment" : "4983271",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4983271,
        "size" : 201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/preface/feedback/feedback-on-this-product?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148213022,
        "syssize" : 201,
        "sysdate" : 1649148546000,
        "haslayout" : "1",
        "topparent" : "4983271",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4983271,
        "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/preface/feedback/feedback-on-this-product?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0422/d/preface/feedback/feedback-on-this-product?lang=en",
        "modified" : 1639129650000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148546486068605,
        "uri" : "https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
        "syscollection" : "default"
      },
      "Title" : "Feedback on this product",
      "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/preface/feedback/feedback-on-this-product?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en/preface/feedback/feedback-on-this-product",
      "Excerpt" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier giving: the product name a concise explanation of ... Feedback on this product AMBA",
      "FirstSentences" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier giving: the product name a concise explanation of your comments. Feedback on this product ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
      "document_number" : "ddi0422",
      "document_version" : "d",
      "content_type" : "Technical Overview",
      "systopparent" : "4983271",
      "sysurihash" : "261fwIb4Uoi3wmtq",
      "urihash" : "261fwIb4Uoi3wmtq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0422/d/en",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1210260174000,
      "topparentid" : 4983271,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373355000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148546000,
      "permanentid" : "793b10916795c392346d097ee7b64a75cbddfe4eb4878a898caf1e367141",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e22eb88295d1e18d377e5",
      "transactionid" : 864253,
      "title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary ",
      "products" : [ "AMBA" ],
      "date" : 1649148546000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0422:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148546720104942,
      "navigationhierarchiescontenttype" : "Technical Overview",
      "size" : 2069,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148213037,
      "syssize" : 2069,
      "sysdate" : 1649148546000,
      "haslayout" : "1",
      "topparent" : "4983271",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4983271,
      "content_description" : "This is the Technical Summary (TS) for the PrimeCell High-Performance Matrix (HPM).",
      "wordcount" : 162,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148546000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0422/d/?lang=en",
      "modified" : 1639129650000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148546720104942,
      "uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell High-Performance Matrix (PL301) Technical Summary",
    "Uri" : "https://developer.arm.com/documentation/ddi0422/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0422/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0422/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0422/d/en",
    "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... PrimeCell High-Performance Matrix (PL301) Technical Summary AMBA",
    "FirstSentences" : "PrimeCell High-Performance Matrix (PL301) Technical Summary Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "If an AXI slave receives three addresses from different masters M1, M2 and M3 in that order and has an interleaving depth of 3 can the slave expect to see any data from M3 before it sees data from masters M1 and M2?",
    "uri" : "https://developer.arm.com/documentation/ka001923/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001923/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001923/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001923/1-0/en",
    "excerpt" : "KBA Article ID: KA001923 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The AXI3 ... For AXI4 and AXI5, write data interleaving support was removed.",
    "firstSentences" : "KBA Article ID: KA001923 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The AXI3 protocol requires that the first item of write data is received in the same ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "If an AXI slave receives three addresses from different masters M1, M2 and M3 in that order and has an interleaving depth of 3 can the slave expect to see any data from M3 before it sees data from masters M1 and M2? ",
      "document_number" : "ka001923",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235098",
      "sysurihash" : "CñXXm6qs4pp1pUWn",
      "urihash" : "CñXXm6qs4pp1pUWn",
      "sysuri" : "https://developer.arm.com/documentation/ka001923/1-0/en",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602174683000,
      "topparentid" : 4235098,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602174734000,
      "sysconcepts" : "slave ; M2 ; M1 ; M3 ; masters ; interleaving ; protocols ; Customer non-confidential ; Set Confidentiality ; Article ID",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "slave ; M2 ; M1 ; M3 ; masters ; interleaving ; protocols ; Customer non-confidential ; Set Confidentiality ; Article ID",
      "documenttype" : "html",
      "sysindexeddate" : 1649148546000,
      "permanentid" : "d86e4aa2cfd3487c9ebfbfa7d2305a50f13a6e6b6cac145370d3e6a235a1",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3f0ed3be967f7be46e76",
      "transactionid" : 864253,
      "title" : "If an AXI slave receives three addresses from different masters M1, M2 and M3 in that order and has an interleaving depth of 3 can the slave expect to see any data from M3 before it sees data from masters M1 and M2? ",
      "products" : [ "AR500" ],
      "date" : 1649148546000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001923:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148546119586327,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 774,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001923/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148313974,
      "syssize" : 774,
      "sysdate" : 1649148546000,
      "haslayout" : "1",
      "topparent" : "4235098",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235098,
      "wordcount" : 79,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148546000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001923/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001923/1-0/?lang=en",
      "modified" : 1602174734000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148546119586327,
      "uri" : "https://developer.arm.com/documentation/ka001923/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "If an AXI slave receives three addresses from different masters M1, M2 and M3 in that order and has an interleaving depth of 3 can the slave expect to see any data from M3 before it sees data from masters M1 and M2?",
    "Uri" : "https://developer.arm.com/documentation/ka001923/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001923/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001923/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001923/1-0/en",
    "Excerpt" : "KBA Article ID: KA001923 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The AXI3 ... For AXI4 and AXI5, write data interleaving support was removed.",
    "FirstSentences" : "KBA Article ID: KA001923 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The AXI3 protocol requires that the first item of write data is received in the same ..."
  }, {
    "title" : "How do I connect a legacy CTI/CTM component to a CoreSight SoC-600 CTM?",
    "uri" : "https://developer.arm.com/documentation/ka004783/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004783/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004783/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004783/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I connect a legacy CTI/CTM component to a CoreSight SoC-600 CTM? ",
      "document_number" : "ka004783",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4693339",
      "sysurihash" : "jñ9xIwaB9rzEcKgS",
      "urihash" : "jñ9xIwaB9rzEcKgS",
      "sysuri" : "https://developer.arm.com/documentation/ka004783/1-0/en",
      "systransactionid" : 864253,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1626231384000,
      "topparentid" : 4693339,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626231484000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649148527000,
      "permanentid" : "1f9af66a2f83c535ccc0cf51365abbd4191300cf9170ef6856a8b8a5a5dd",
      "syslanguage" : [ "English" ],
      "itemid" : "60ee52bc3d73a34b640e0da9",
      "transactionid" : 864253,
      "title" : "How do I connect a legacy CTI/CTM component to a CoreSight SoC-600 CTM? ",
      "products" : [ "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1649148527000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004783:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148527464282121,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004783/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148367484,
      "syssize" : 63,
      "sysdate" : 1649148527000,
      "haslayout" : "1",
      "topparent" : "4693339",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4693339,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148527000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004783/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004783/1-0/?lang=en",
      "modified" : 1626231484000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148527464282121,
      "uri" : "https://developer.arm.com/documentation/ka004783/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I connect a legacy CTI/CTM component to a CoreSight SoC-600 CTM?",
    "Uri" : "https://developer.arm.com/documentation/ka004783/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004783/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004783/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004783/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Timer Introduction",
    "uri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
    "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
    "clickUri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
    "excerpt" : "Timer Introduction Two timers are defined as the minimum provided within a system, although this may ... The same principle of simple expansion has been applied to the register configuration, ...",
    "firstSentences" : "Timer Introduction Two timers are defined as the minimum provided within a system, although this may be expanded easily. The same principle of simple expansion has been applied to the register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Timer Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
      "excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Timer Data Sheet ",
        "document_number" : "ddi0049",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876956",
        "sysurihash" : "OwIcyaQWOMñu4ezi",
        "urihash" : "OwIcyaQWOMñu4ezi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1193239320000,
        "topparentid" : 4876956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370571000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715812000,
        "permanentid" : "b8bb201fafcb72dc11a965522c1727bfd1c9523a11adace7bc5f1383e4b2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e180b88295d1e18d357c6",
        "transactionid" : 861224,
        "title" : "AMBA Timer Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648715812000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0049:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715812651085990,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1818,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715732349,
        "syssize" : 1818,
        "sysdate" : 1648715812000,
        "haslayout" : "1",
        "topparent" : "4876956",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876956,
        "content_description" : "Datasheet providing key information for the AMBA Timer.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715812000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0049/c/?lang=en",
        "modified" : 1638963688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715812651085990,
        "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Timer Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
      "Excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
    },
    "childResults" : [ {
      "title" : "Timer Memory Map",
      "uri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
      "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
      "clickUri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-memory-map?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
      "excerpt" : "Timer Memory Map The base address of the timers is not fixed and may be different for any particular system ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "Timer Memory Map The base address of the timers is not fixed and may be different for any particular system implementation. However, the offset of any particular register from the base address is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Timer Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
        "excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Timer Data Sheet ",
          "document_number" : "ddi0049",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876956",
          "sysurihash" : "OwIcyaQWOMñu4ezi",
          "urihash" : "OwIcyaQWOMñu4ezi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1193239320000,
          "topparentid" : 4876956,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370571000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715812000,
          "permanentid" : "b8bb201fafcb72dc11a965522c1727bfd1c9523a11adace7bc5f1383e4b2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e180b88295d1e18d357c6",
          "transactionid" : 861224,
          "title" : "AMBA Timer Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648715812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0049:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715812651085990,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1818,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715732349,
          "syssize" : 1818,
          "sysdate" : 1648715812000,
          "haslayout" : "1",
          "topparent" : "4876956",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876956,
          "content_description" : "Datasheet providing key information for the AMBA Timer.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0049/c/?lang=en",
          "modified" : 1638963688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715812651085990,
          "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Timer Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
        "Excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timer Memory Map ",
        "document_number" : "ddi0049",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876956",
        "sysurihash" : "CPbeSAkðrfQiD9xs",
        "urihash" : "CPbeSAkðrfQiD9xs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1193239320000,
        "topparentid" : 4876956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370571000,
        "sysconcepts" : "base address ; timers ; system implementation ; register ; offset",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876956,
        "parentitem" : "5e8e180b88295d1e18d357c6",
        "concepts" : "base address ; timers ; system implementation ; register ; offset",
        "documenttype" : "html",
        "isattachment" : "4876956",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715815000,
        "permanentid" : "dc2eb63556eb54276cc24151a09ec72f695e8927bc35748d8f6a362d8fc5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e180b88295d1e18d357cd",
        "transactionid" : 861224,
        "title" : "Timer Memory Map ",
        "products" : [ "AMBA" ],
        "date" : 1648715815000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0049:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715815231200994,
        "sysisattachment" : "4876956",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876956,
        "size" : 649,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-memory-map?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715732349,
        "syssize" : 649,
        "sysdate" : 1648715815000,
        "haslayout" : "1",
        "topparent" : "4876956",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876956,
        "content_description" : "Datasheet providing key information for the AMBA Timer.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715815000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-memory-map?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0049/c/amba-timer/timer-memory-map?lang=en",
        "modified" : 1638963688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715815231200994,
        "uri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
        "syscollection" : "default"
      },
      "Title" : "Timer Memory Map",
      "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-memory-map?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-memory-map",
      "Excerpt" : "Timer Memory Map The base address of the timers is not fixed and may be different for any particular system ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "Timer Memory Map The base address of the timers is not fixed and may be different for any particular system implementation. However, the offset of any particular register from the base address is ..."
    }, {
      "title" : "AMBA Timer Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e180b88295d1e18d357d1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
      "excerpt" : "Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0049C Contents ... AMBA Timer Data Sheet ... Chapter 1 ... ARM DDI 0049C ... AMBA Timer ... 1.2 ... 1.3 ... 1.4 ... 1.5",
      "firstSentences" : "AMBA Timer Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0049C Data Sheet ii AMBA Timer Data Sheet Copyright © 1995-1997 ARM Limited. All rights reserved. Release Information The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Timer Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
        "excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Timer Data Sheet ",
          "document_number" : "ddi0049",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876956",
          "sysurihash" : "OwIcyaQWOMñu4ezi",
          "urihash" : "OwIcyaQWOMñu4ezi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1193239320000,
          "topparentid" : 4876956,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370571000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715812000,
          "permanentid" : "b8bb201fafcb72dc11a965522c1727bfd1c9523a11adace7bc5f1383e4b2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e180b88295d1e18d357c6",
          "transactionid" : 861224,
          "title" : "AMBA Timer Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648715812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0049:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715812651085990,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1818,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715732349,
          "syssize" : 1818,
          "sysdate" : 1648715812000,
          "haslayout" : "1",
          "topparent" : "4876956",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876956,
          "content_description" : "Datasheet providing key information for the AMBA Timer.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0049/c/?lang=en",
          "modified" : 1638963688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715812651085990,
          "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Timer Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
        "Excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Timer Data Sheet ",
        "document_number" : "ddi0049",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876956",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "pIIRXOIKVuYhRWQ0",
        "urihash" : "pIIRXOIKVuYhRWQ0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
        "systransactionid" : 861224,
        "copyright" : "Copyright © 1995-1997 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1193239320000,
        "topparentid" : 4876956,
        "numberofpages" : 16,
        "sysconcepts" : "ARM ; timers ; load register ; test clock ; address bus ; peripherals ; counters ; prescale ; block diagram ; validation ; decrement ; configurations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876956,
        "parentitem" : "5e8e180b88295d1e18d357c6",
        "concepts" : "ARM ; timers ; load register ; test clock ; address bus ; peripherals ; counters ; prescale ; block diagram ; validation ; decrement ; configurations",
        "documenttype" : "pdf",
        "isattachment" : "4876956",
        "sysindexeddate" : 1648715813000,
        "permanentid" : "4ce91f54f4e8d80b3f7e656d2c46530b49f6b0a03d22f25a406f061c9d91",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e180b88295d1e18d357d1",
        "transactionid" : 861224,
        "title" : "AMBA Timer Data Sheet ",
        "date" : 1648715813000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0049:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715813090574694,
        "sysisattachment" : "4876956",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876956,
        "size" : 169833,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e180b88295d1e18d357d1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715733582,
        "syssize" : 169833,
        "sysdate" : 1648715813000,
        "topparent" : "4876956",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 4876956,
        "content_description" : "Datasheet providing key information for the AMBA Timer.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715813000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e180b88295d1e18d357d1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715813090574694,
        "uri" : "https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA Timer Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e180b88295d1e18d357d1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en/pdf/AMBA_Timer.pdf",
      "Excerpt" : "Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0049C Contents ... AMBA Timer Data Sheet ... Chapter 1 ... ARM DDI 0049C ... AMBA Timer ... 1.2 ... 1.3 ... 1.4 ... 1.5",
      "FirstSentences" : "AMBA Timer Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0049C Data Sheet ii AMBA Timer Data Sheet Copyright © 1995-1997 ARM Limited. All rights reserved. Release Information The ..."
    }, {
      "title" : "AMBA Timer Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
      "excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Timer Data Sheet ",
        "document_number" : "ddi0049",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876956",
        "sysurihash" : "OwIcyaQWOMñu4ezi",
        "urihash" : "OwIcyaQWOMñu4ezi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1193239320000,
        "topparentid" : 4876956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370571000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715812000,
        "permanentid" : "b8bb201fafcb72dc11a965522c1727bfd1c9523a11adace7bc5f1383e4b2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e180b88295d1e18d357c6",
        "transactionid" : 861224,
        "title" : "AMBA Timer Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648715812000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0049:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715812651085990,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1818,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715732349,
        "syssize" : 1818,
        "sysdate" : 1648715812000,
        "haslayout" : "1",
        "topparent" : "4876956",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876956,
        "content_description" : "Datasheet providing key information for the AMBA Timer.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715812000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0049/c/?lang=en",
        "modified" : 1638963688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715812651085990,
        "uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Timer Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0049/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en",
      "Excerpt" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "AMBA Timer Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Timer Introduction ",
      "document_number" : "ddi0049",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876956",
      "sysurihash" : "FI5JqFy7zAPnj5Gz",
      "urihash" : "FI5JqFy7zAPnj5Gz",
      "sysuri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
      "systransactionid" : 861224,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1193239320000,
      "topparentid" : 4876956,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370571000,
      "sysconcepts" : "timers ; constant interval ; register configuration ; minimum provided ; programmer ; expansion ; principle",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876956,
      "parentitem" : "5e8e180b88295d1e18d357c6",
      "concepts" : "timers ; constant interval ; register configuration ; minimum provided ; programmer ; expansion ; principle",
      "documenttype" : "html",
      "isattachment" : "4876956",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715816000,
      "permanentid" : "afc1c26f69744c52f5d6137dc25eb8a4aa2319fdc21d612bd09b2d144497",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e180b88295d1e18d357cb",
      "transactionid" : 861224,
      "title" : "Timer Introduction ",
      "products" : [ "AMBA" ],
      "date" : 1648715816000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0049:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715816168838456,
      "sysisattachment" : "4876956",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876956,
      "size" : 585,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715732349,
      "syssize" : 585,
      "sysdate" : 1648715816000,
      "haslayout" : "1",
      "topparent" : "4876956",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876956,
      "content_description" : "Datasheet providing key information for the AMBA Timer.",
      "wordcount" : 69,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715816000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0049/c/amba-timer/timer-introduction?lang=en",
      "modified" : 1638963688000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715816168838456,
      "uri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
      "syscollection" : "default"
    },
    "Title" : "Timer Introduction",
    "Uri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0049/c/amba-timer/timer-introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0049/c/en/amba-timer/timer-introduction",
    "Excerpt" : "Timer Introduction Two timers are defined as the minimum provided within a system, although this may ... The same principle of simple expansion has been applied to the register configuration, ...",
    "FirstSentences" : "Timer Introduction Two timers are defined as the minimum provided within a system, although this may be expanded easily. The same principle of simple expansion has been applied to the register ..."
  }, {
    "title" : "Debug Connector Issues",
    "uri" : "https://developer.arm.com/documentation/ka001258/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001258/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001258/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001258/1-0/en",
    "excerpt" : "KBA Article ID: KA001258 Applies To: Debug and 32 Bit Parallel Trace, Debug and High Speed Serial Trace ... Checking that the cable and connection is correct can save a lot of time, especially ...",
    "firstSentences" : "KBA Article ID: KA001258 Applies To: Debug and 32 Bit Parallel Trace, Debug and High Speed Serial Trace, DSTREAM DEBUG & TRACE UNIT, DSTREAM Probe, DSTREAM-ST DEBUG & TRACE UNIT Confidentiality: ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Debug Connector Issues ",
      "document_number" : "ka001258",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3697212",
      "sysurihash" : "ob0cRcAC9LDlbðhH",
      "urihash" : "ob0cRcAC9LDlbðhH",
      "sysuri" : "https://developer.arm.com/documentation/ka001258/1-0/en",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1598603259000,
      "topparentid" : 3697212,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598603322000,
      "sysconcepts" : "probes ; cables ; connection ; pinouts ; JTAG ; timing ; Dual Mictor ; MIPI ; platform configuration ; standards used ; stated parameters ; DSTREAM-PT DSTREAM-HT ; ground pins",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba11acd74e712c4497245", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
      "concepts" : "probes ; cables ; connection ; pinouts ; JTAG ; timing ; Dual Mictor ; MIPI ; platform configuration ; standards used ; stated parameters ; DSTREAM-PT DSTREAM-HT ; ground pins",
      "documenttype" : "html",
      "sysindexeddate" : 1649148517000,
      "permanentid" : "211e3237d802937f70948d0b90fbda88201805b9206926086517a49d52a6",
      "syslanguage" : [ "English" ],
      "itemid" : "5f48c03a6e73485d721e8dbb",
      "transactionid" : 864253,
      "title" : "Debug Connector Issues ",
      "products" : [ "DSTRMPT-KT-0197A", "DSTRMHT-KT-0197A", "DSTRM-KT-0181A", "MSI-0105E", "DSTRMST-KT-0197A" ],
      "date" : 1649148517000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001258:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148517149738468,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1833,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001258/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148342282,
      "syssize" : 1833,
      "sysdate" : 1649148517000,
      "haslayout" : "1",
      "topparent" : "3697212",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3697212,
      "wordcount" : 148,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "1.1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148517000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001258/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001258/1-0/?lang=en",
      "modified" : 1598603322000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148517149738468,
      "uri" : "https://developer.arm.com/documentation/ka001258/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Debug Connector Issues",
    "Uri" : "https://developer.arm.com/documentation/ka001258/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001258/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001258/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001258/1-0/en",
    "Excerpt" : "KBA Article ID: KA001258 Applies To: Debug and 32 Bit Parallel Trace, Debug and High Speed Serial Trace ... Checking that the cable and connection is correct can save a lot of time, especially ...",
    "FirstSentences" : "KBA Article ID: KA001258 Applies To: Debug and 32 Bit Parallel Trace, Debug and High Speed Serial Trace, DSTREAM DEBUG & TRACE UNIT, DSTREAM Probe, DSTREAM-ST DEBUG & TRACE UNIT Confidentiality: ..."
  }, {
    "title" : "What is the purpose of the CoreSight SoC-600 example systems?",
    "uri" : "https://developer.arm.com/documentation/ka002357/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002357/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002357/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002357/1-0/en",
    "excerpt" : "Article ID: KA002357 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential ... Two example CoreSight sub-systems are instead provided in the bundle TM201-BU-50000. ... KBA",
    "firstSentences" : "Article ID: KA002357 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary The primary CoreSight SoC-600 product does not include any example systems that can be used ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the purpose of the CoreSight SoC-600 example systems? ",
      "document_number" : "ka002357",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4528547",
      "sysurihash" : "DGnðSVpJ1xMtðTnJ",
      "urihash" : "DGnðSVpJ1xMtðTnJ",
      "sysuri" : "https://developer.arm.com/documentation/ka002357/1-0/en",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1615297535000,
      "topparentid" : 4528547,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1615297603000,
      "sysconcepts" : "CoreSight SoC ; guidance ; customer ; bundles ; own testbench ; validation ; environment ; flow ; verification ; Integration Manual ; compiled testcode ; properties required ; Non-confidential Summary ; Configuration ; expectation ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "CoreSight SoC ; guidance ; customer ; bundles ; own testbench ; validation ; environment ; flow ; verification ; Integration Manual ; compiled testcode ; properties required ; Non-confidential Summary ; Configuration ; expectation ; Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1648720088000,
      "permanentid" : "ba7fa05ead58e0170ec83e50f7a60f18707c2e8c10bd70d70252da911a02",
      "syslanguage" : [ "English" ],
      "itemid" : "60477c43492bde1625aaaa4e",
      "transactionid" : 861310,
      "title" : "What is the purpose of the CoreSight SoC-600 example systems? ",
      "products" : [ "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648720088000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002357:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720088792192839,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1689,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002357/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720084892,
      "syssize" : 1689,
      "sysdate" : 1648720088000,
      "haslayout" : "1",
      "topparent" : "4528547",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4528547,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 129,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720088000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002357/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002357/1-0/?lang=en",
      "modified" : 1615297603000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720088792192839,
      "uri" : "https://developer.arm.com/documentation/ka002357/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the purpose of the CoreSight SoC-600 example systems?",
    "Uri" : "https://developer.arm.com/documentation/ka002357/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002357/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002357/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002357/1-0/en",
    "Excerpt" : "Article ID: KA002357 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential ... Two example CoreSight sub-systems are instead provided in the bundle TM201-BU-50000. ... KBA",
    "FirstSentences" : "Article ID: KA002357 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary The primary CoreSight SoC-600 product does not include any example systems that can be used ..."
  }, {
    "title" : "CoreSight SoC-400 Interrupt test simulation fails with X propagation issue",
    "uri" : "https://developer.arm.com/documentation/ka001138/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001138/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001138/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001138/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC-400 Interrupt test simulation fails with X propagation issue ",
      "document_number" : "ka001138",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3690984",
      "sysurihash" : "vUtDIvbt6ah0awgJ",
      "urihash" : "vUtDIvbt6ah0awgJ",
      "sysuri" : "https://developer.arm.com/documentation/ka001138/1-0/en",
      "systransactionid" : 861309,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1591351600000,
      "topparentid" : 3690984,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591351729000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648720043000,
      "permanentid" : "861ed005a3263ae4efdc7011f4d86a30be92ab0ba0e214dbe614a8aaafc4",
      "syslanguage" : [ "English" ],
      "itemid" : "5eda19b1ca06a95ce53fba40",
      "transactionid" : 861309,
      "title" : "CoreSight SoC-400 Interrupt test simulation fails with X propagation issue ",
      "products" : [ "TM100-GRP", "TM100" ],
      "date" : 1648720043000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001138:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720043546208745,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001138/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720042915,
      "syssize" : 63,
      "sysdate" : 1648720043000,
      "haslayout" : "1",
      "topparent" : "3690984",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3690984,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720043000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001138/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001138/1-0/?lang=en",
      "modified" : 1591351729000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720043546208745,
      "uri" : "https://developer.arm.com/documentation/ka001138/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC-400 Interrupt test simulation fails with X propagation issue",
    "Uri" : "https://developer.arm.com/documentation/ka001138/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001138/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001138/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001138/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "AXI File Reader Master (BP144) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
    "excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AXI File Reader Master (BP144) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "excerpt" : "The documents number ... BP144-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 2004 ... Contents ... 7 ... 8",
      "firstSentences" : "Date of Issue: 16 Dec 2004 ARM Errata Notice AXI File Reader Master (BP144) Document Revision 1.0 ARM Infrastructure PrimeCell AXI File Reader Master (BP144) Errata Notice This document contains ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AXI File Reader Master (BP144) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
        "excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AXI File Reader Master (BP144) Errata Notice ",
          "document_number" : "ebp144",
          "document_version" : "a",
          "content_type" : "Product Errata Notice",
          "systopparent" : "4947986",
          "sysurihash" : "N50lcðñfinIozM2I",
          "urihash" : "N50lcðñfinIozM2I",
          "sysuri" : "https://developer.arm.com/documentation/ebp144/a/en",
          "systransactionid" : 863690,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1168390861000,
          "topparentid" : 4947986,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590767775000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649081250000,
          "permanentid" : "a3aa969d34dcbcda65c0beee3094c69c151c516114b2602e729fe51dea55",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed1309fca06a95ce53f90ef",
          "transactionid" : 863690,
          "title" : "AXI File Reader Master (BP144) Errata Notice ",
          "products" : [ "AXI" ],
          "date" : 1649081250000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ebp144:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081250237359422,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 167,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080958323,
          "syssize" : 167,
          "sysdate" : 1649081250000,
          "haslayout" : "1",
          "topparent" : "4947986",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4947986,
          "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "1.0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081250000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ebp144/a/?lang=en",
          "modified" : 1642435641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081250237359422,
          "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
          "syscollection" : "default"
        },
        "Title" : "AXI File Reader Master (BP144) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
        "Excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI File Reader Master (BP144) Errata Notice ",
        "document_number" : "ebp144",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947986",
        "sysauthor" : "�",
        "sysurihash" : "hyfynGebaroxbsaq",
        "urihash" : "hyfynGebaroxbsaq",
        "sysuri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 4947986,
        "numberofpages" : 12,
        "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; BP144 ; reader ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "syscompany" : "ARM",
        "attachmentparentid" : 4947986,
        "parentitem" : "5ed1309fca06a95ce53f90ef",
        "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; BP144 ; reader ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "documenttype" : "pdf",
        "isattachment" : "4947986",
        "sysindexeddate" : 1649081250000,
        "permanentid" : "635611472f14c54d92543b27a015c2ca7c432addccf551035c2cab24b4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1309fca06a95ce53f90f1",
        "transactionid" : 863690,
        "title" : "AXI File Reader Master (BP144) Errata Notice ",
        "date" : 1649081250000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp144:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081250086076596,
        "sysisattachment" : "4947986",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "company" : "ARM",
        "sysattachmentparentid" : 4947986,
        "size" : 60628,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080959269,
        "syssize" : 60628,
        "sysdate" : 1649081250000,
        "topparent" : "4947986",
        "author" : "�",
        "label_version" : "r0p0",
        "systopparentid" : 4947986,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
        "wordcount" : 251,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081250000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081250086076596,
        "uri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
        "syscollection" : "default"
      },
      "Title" : "AXI File Reader Master (BP144) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "Excerpt" : "The documents number ... BP144-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 2004 ... Contents ... 7 ... 8",
      "FirstSentences" : "Date of Issue: 16 Dec 2004 ARM Errata Notice AXI File Reader Master (BP144) Document Revision 1.0 ARM Infrastructure PrimeCell AXI File Reader Master (BP144) Errata Notice This document contains ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI File Reader Master (BP144) Errata Notice ",
      "document_number" : "ebp144",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "4947986",
      "sysurihash" : "N50lcðñfinIozM2I",
      "urihash" : "N50lcðñfinIozM2I",
      "sysuri" : "https://developer.arm.com/documentation/ebp144/a/en",
      "systransactionid" : 863690,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1168390861000,
      "topparentid" : 4947986,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590767775000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649081250000,
      "permanentid" : "a3aa969d34dcbcda65c0beee3094c69c151c516114b2602e729fe51dea55",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1309fca06a95ce53f90ef",
      "transactionid" : 863690,
      "title" : "AXI File Reader Master (BP144) Errata Notice ",
      "products" : [ "AXI" ],
      "date" : 1649081250000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ebp144:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081250237359422,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 167,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080958323,
      "syssize" : 167,
      "sysdate" : 1649081250000,
      "haslayout" : "1",
      "topparent" : "4947986",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4947986,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "document_revision" : "1.0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081250000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ebp144/a/?lang=en",
      "modified" : 1642435641000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081250237359422,
      "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
      "syscollection" : "default"
    },
    "Title" : "AXI File Reader Master (BP144) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
    "Excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI"
  }, {
    "title" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM?",
    "uri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004847/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM? ",
      "document_number" : "ka004847",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4753736",
      "sysurihash" : "qK9YqS2NU8NXwcCP",
      "urihash" : "qK9YqS2NU8NXwcCP",
      "sysuri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
      "systransactionid" : 864322,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631843815000,
      "topparentid" : 4753736,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631843861000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151738000,
      "permanentid" : "e9e05efe6c2c4daa996d9363bd129ffe2f7334a23e36da6f9813875a9e25",
      "syslanguage" : [ "English" ],
      "itemid" : "6143f615674a052ae36ca830",
      "transactionid" : 864322,
      "title" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM? ",
      "products" : [ "TM100", "TM100-GRP", "TM150", "ZA980", "ZA981", "ZB811", "ZB812" ],
      "date" : 1649151738000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004847:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151738514640853,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151530630,
      "syssize" : 63,
      "sysdate" : 1649151738000,
      "haslayout" : "1",
      "topparent" : "4753736",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4753736,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004847/1-0/?lang=en",
      "modified" : 1631843861000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151738514640853,
      "uri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the constraints and requirements for memory integration of CoreSight SoC-400 ETB RAM?",
    "Uri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004847/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004847/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004847/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "excerpt" : "A concise explanation of your comments ... All rights reserved. Page 3 of 13 ... Date of Issue: 01-Aug-2006 ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1",
    "firstSentences" : "Date of Issue: 01-Aug-2006 ... ARM Errata Notice Serial Wire Debug (TM091) Document Revision 1.0 ARM CoreSight TM Serial Wire Debug (TM091) Errata Notice This document contains all errata known at the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "document_number" : "prdc007868",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687279",
        "sysurihash" : "4aqNcJjmyy9LCla5",
        "urihash" : "4aqNcJjmyy9LCla5",
        "sysuri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "systransactionid" : 864321,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3687279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591098692000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278d|5eec6f90e24a5e02d07b2670", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649151719000,
        "permanentid" : "691980697a0270b6bdf9281b6b0f916d49c7bb3c819571246407e8928908",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed63d44ca06a95ce53f9269",
        "transactionid" : 864321,
        "title" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "products" : [ "Serial Wire Debug" ],
        "date" : 1649151719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc007868:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151719147853075,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151297696,
        "syssize" : 191,
        "sysdate" : 1649151719000,
        "haslayout" : "1",
        "topparent" : "3687279",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687279,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of Coresight Serial Wire debug.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug", "CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|CoreSight", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc007868/a/?lang=en",
        "modified" : 1644249599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151719147853075,
        "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "syscollection" : "default"
      },
      "Title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "Excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug"
    },
    "childResults" : [ {
      "title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "document_number" : "prdc007868",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687279",
        "sysurihash" : "4aqNcJjmyy9LCla5",
        "urihash" : "4aqNcJjmyy9LCla5",
        "sysuri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "systransactionid" : 864321,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3687279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591098692000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278d|5eec6f90e24a5e02d07b2670", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649151719000,
        "permanentid" : "691980697a0270b6bdf9281b6b0f916d49c7bb3c819571246407e8928908",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed63d44ca06a95ce53f9269",
        "transactionid" : 864321,
        "title" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
        "products" : [ "Serial Wire Debug" ],
        "date" : 1649151719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc007868:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151719147853075,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151297696,
        "syssize" : 191,
        "sysdate" : 1649151719000,
        "haslayout" : "1",
        "topparent" : "3687279",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687279,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of Coresight Serial Wire debug.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug", "CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|CoreSight", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc007868/a/?lang=en",
        "modified" : 1644249599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151719147853075,
        "uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
        "syscollection" : "default"
      },
      "Title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc007868/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc007868/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en",
      "Excerpt" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Coresight Serial Wire Debug (TM091) Errata Notice This document is only available in a PDF version. Click Download to view. Coresight Serial Wire Debug (TM091) Errata Notice Serial Wire Debug"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
      "document_number" : "prdc007868",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687279",
      "sysurihash" : "Hv0hAaUy5MqñlQL1",
      "urihash" : "Hv0hAaUy5MqñlQL1",
      "sysuri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
      "systransactionid" : 864321,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3687279,
      "numberofpages" : 13,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; Identification Register ; reads r0p0 ; Serial Wire ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278d|5eec6f90e24a5e02d07b2670", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2670" ],
      "attachmentparentid" : 3687279,
      "parentitem" : "5ed63d44ca06a95ce53f9269",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; Identification Register ; reads r0p0 ; Serial Wire ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form",
      "documenttype" : "pdf",
      "isattachment" : "3687279",
      "sysindexeddate" : 1649151725000,
      "permanentid" : "3c5c098e008172718ba9973de6939f16ff8864261fc46f52af22e88aa691",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed63d44ca06a95ce53f926b",
      "transactionid" : 864321,
      "title" : "Coresight Serial Wire Debug (TM091) Errata Notice ",
      "date" : 1649151725000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc007868:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151725320966615,
      "sysisattachment" : "3687279",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3687279,
      "size" : 27650,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151299163,
      "syssize" : 27650,
      "sysdate" : 1649151725000,
      "topparent" : "3687279",
      "label_version" : "r0p0",
      "systopparentid" : 3687279,
      "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including r0p0 of Coresight Serial Wire debug.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug", "CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Serial Wire Debug", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|CoreSight", "Architectures|System Architecture|System Components|CoreSight|Serial Wire Debug" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151725000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151725320966615,
      "uri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
      "syscollection" : "default"
    },
    "Title" : "Coresight Serial Wire Debug (TM091) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed63d44ca06a95ce53f926b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc007868/a/en/pdf/Serial_Wire_Debug_Errata_List.pdf",
    "Excerpt" : "A concise explanation of your comments ... All rights reserved. Page 3 of 13 ... Date of Issue: 01-Aug-2006 ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1",
    "FirstSentences" : "Date of Issue: 01-Aug-2006 ... ARM Errata Notice Serial Wire Debug (TM091) Document Revision 1.0 ARM CoreSight TM Serial Wire Debug (TM091) Errata Notice This document contains all errata known at the ..."
  }, {
    "title" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK?",
    "uri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004736/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK? ",
      "document_number" : "ka004736",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4765876",
      "sysurihash" : "W1ðoZICh1ve1DñBo",
      "urihash" : "W1ðoZICh1ve1DñBo",
      "sysuri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
      "systransactionid" : 864319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1633349406000,
      "topparentid" : 4765876,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633349476000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151589000,
      "permanentid" : "3bba51f68d1431a6c97a913bec7a53f7074acfea29c3081f5750b984ee3b",
      "syslanguage" : [ "English" ],
      "itemid" : "615aef64c571584118cbba07",
      "transactionid" : 864319,
      "title" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649151589000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004736:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151589951628690,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151407781,
      "syssize" : 63,
      "sysdate" : 1649151589000,
      "haslayout" : "1",
      "topparent" : "4765876",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4765876,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151589000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004736/1-0/?lang=en",
      "modified" : 1633349476000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151589951628690,
      "uri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Isn't the clock of the NPU ACE-Lite memory port the same as the NPU CLK?",
    "Uri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004736/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004736/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004736/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can you give me an example of power down and power up?",
    "uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004763/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can you give me an example of power down and power up? ",
      "document_number" : "ka004763",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4800570",
      "sysurihash" : "vLrbTyKbKubm3PfC",
      "urihash" : "vLrbTyKbKubm3PfC",
      "sysuri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
      "systransactionid" : 861297,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634829657000,
      "topparentid" : 4800570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634829664000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "18298e8f9beeafc76b2864ea4f02a89f5bc40686e87f3ac5d92fb69f158e",
      "syslanguage" : [ "English" ],
      "itemid" : "61718560ac265639eac5ace7",
      "transactionid" : 861297,
      "title" : "Can you give me an example of power down and power up? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1648719404000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004763:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404754465750,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719403738,
      "syssize" : 63,
      "sysdate" : 1648719404000,
      "haslayout" : "1",
      "topparent" : "4800570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4800570,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004763/1-0/?lang=en",
      "modified" : 1634829664000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404754465750,
      "uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you give me an example of power down and power up?",
    "Uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004763/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
    "uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "excerpt" : "These low power memories support multiple power management modes such as active ... designs. ... mode, users can shutdown the periphery, powering only the core, to retain data and ... 0.7",
    "firstSentences" : "ARM®180nm Ultra Low Power Platform Targeting ARM Cortex™-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process The ARM® Ultra Low Power Platform enables best-in-class, energy ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "firstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "document_number" : "pfl0307",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687017",
        "sysurihash" : "dXH80zs8wPSñwñWc",
        "urihash" : "dXH80zs8wPSñwñWc",
        "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687017,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998607000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146863000,
        "permanentid" : "ef85713e23466427eebbd48e9410dab145f47ef0e7d571f8487ccce7f062",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b64fca06a95ce53f914f",
        "transactionid" : 864222,
        "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "products" : [ "Platform design" ],
        "date" : 1649146863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0307:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146863104053455,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146592627,
        "syssize" : 351,
        "sysdate" : 1649146863000,
        "haslayout" : "1",
        "topparent" : "3687017",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687017,
        "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0307/a/?lang=en",
        "modified" : 1642686536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146863104053455,
        "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "Excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "FirstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ..."
    },
    "childResults" : [ {
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "firstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "document_number" : "pfl0307",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687017",
        "sysurihash" : "dXH80zs8wPSñwñWc",
        "urihash" : "dXH80zs8wPSñwñWc",
        "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687017,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998607000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146863000,
        "permanentid" : "ef85713e23466427eebbd48e9410dab145f47ef0e7d571f8487ccce7f062",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b64fca06a95ce53f914f",
        "transactionid" : 864222,
        "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "products" : [ "Platform design" ],
        "date" : 1649146863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0307:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146863104053455,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146592627,
        "syssize" : 351,
        "sysdate" : 1649146863000,
        "haslayout" : "1",
        "topparent" : "3687017",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687017,
        "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0307/a/?lang=en",
        "modified" : 1642686536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146863104053455,
        "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "Excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "FirstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
      "document_number" : "pfl0307",
      "document_version" : "a",
      "content_type" : "White Paper",
      "systopparent" : "3687017",
      "sysurihash" : "jFE42xADbwxSðESX",
      "urihash" : "jFE42xADbwxSðESX",
      "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1253754061000,
      "topparentid" : 3687017,
      "numberofpages" : 4,
      "sysconcepts" : "low power ; leakage ; applications ; ULL ; ARM ; High Density ; battery life ; documentation ; libraries ; supporting ; implementations ; optimization",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "attachmentparentid" : 3687017,
      "parentitem" : "5ed4b64fca06a95ce53f914f",
      "concepts" : "low power ; leakage ; applications ; ULL ; ARM ; High Density ; battery life ; documentation ; libraries ; supporting ; implementations ; optimization",
      "documenttype" : "pdf",
      "isattachment" : "3687017",
      "sysindexeddate" : 1649146864000,
      "permanentid" : "8b107f539d5cd8c3721ad073c075d9511fe4afaeea90501c9e512769ef87",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4b64fca06a95ce53f9153",
      "transactionid" : 864222,
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
      "date" : 1649146864000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pfl0307:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146864328464352,
      "sysisattachment" : "3687017",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 3687017,
      "size" : 551750,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146593974,
      "syssize" : 551750,
      "sysdate" : 1649146864000,
      "topparent" : "3687017",
      "label_version" : "1.0",
      "systopparentid" : 3687017,
      "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
      "wordcount" : 660,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146864000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146864328464352,
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
    "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "Excerpt" : "These low power memories support multiple power management modes such as active ... designs. ... mode, users can shutdown the periphery, powering only the core, to retain data and ... 0.7",
    "FirstSentences" : "ARM®180nm Ultra Low Power Platform Targeting ARM Cortex™-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process The ARM® Ultra Low Power Platform enables best-in-class, energy ..."
  }, {
    "title" : "Is the 8-bit AxLENS fully used?",
    "uri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004748/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Is the 8-bit AxLENS fully used? ",
      "document_number" : "ka004748",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4796778",
      "sysurihash" : "rQ2YsUñ2CMp0XIrW",
      "urihash" : "rQ2YsUñ2CMp0XIrW",
      "sysuri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634554341000,
      "topparentid" : 4796778,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634554385000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146848000,
      "permanentid" : "d547a8e890fc2863b8444f468138e8c92f233f5fdc6f3b936df5a973330e",
      "syslanguage" : [ "English" ],
      "itemid" : "616d5211e4f35d248467e084",
      "transactionid" : 864221,
      "title" : "Is the 8-bit AxLENS fully used? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649146848000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004748:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146848556641670,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146497142,
      "syssize" : 63,
      "sysdate" : 1649146848000,
      "haslayout" : "1",
      "topparent" : "4796778",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796778,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146848000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004748/1-0/?lang=en",
      "modified" : 1634554385000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146848556641670,
      "uri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is the 8-bit AxLENS fully used?",
    "Uri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004748/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004748/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004748/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65?",
    "uri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004704/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65? ",
      "document_number" : "ka004704",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4696391",
      "sysurihash" : "30e1lHOIñu9CpQnN",
      "urihash" : "30e1lHOIñu9CpQnN",
      "sysuri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631708331000,
      "topparentid" : 4696391,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631708379000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146845000,
      "permanentid" : "eeab9b29d5ec0c2b1607d695017cfbfed785e266b8b7edfbad9b9933a32f",
      "syslanguage" : [ "English" ],
      "itemid" : "6141e4dbd5c3af0155494fc7",
      "transactionid" : 864221,
      "title" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1649146845000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004704:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146845083290867,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146603217,
      "syssize" : 63,
      "sysdate" : 1649146845000,
      "haslayout" : "1",
      "topparent" : "4696391",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4696391,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146845000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004704/1-0/?lang=en",
      "modified" : 1631708379000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146845083290867,
      "uri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Are these warnings expected when compiling the Ethos-U55/Ethos-U65?",
    "Uri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004704/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004704/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004704/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "KBDCLKDIV [4] (+0x0C)",
    "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
    "excerpt" : "KBDCLKDIV [4] (+0x0C) The KBDCLKDIV register is used to define the divide ration required to generate an internal 8MHz keyboard interface clock ... Bits Name Function 3:0 DivVal Divide Value.",
    "firstSentences" : "KBDCLKDIV [4] (+0x0C) The KBDCLKDIV register is used to define the divide ration required to generate an internal 8MHz keyboard interface clock from the RefClk input clock. Bits Name Function 3:0 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
      "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "Qc9ñjhXsvEGufAVK",
        "urihash" : "Qc9ñjhXsvEGufAVK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085766000,
        "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36dff",
        "transactionid" : 863782,
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "products" : [ "AMBA" ],
        "date" : 1649085766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085766626254646,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672964,
        "syssize" : 1747,
        "sysdate" : 1649085766000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085766626254646,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
      "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
      "excerpt" : "Register descriptions The following registers are provided at offsets from a base address decoded to drive the PSEL input: KBDCR (MSECR) Control register KBDSTAT ... Register descriptions AMBA",
      "firstSentences" : "Register descriptions The following registers are provided at offsets from a base address decoded to drive the PSEL input: KBDCR (MSECR) Control register KBDSTAT (MSESTAT) Status register KBDDATA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "document_number" : "ddi0096",
          "document_version" : "b",
          "content_type" : "Datasheet",
          "systopparent" : "4877195",
          "sysurihash" : "Qc9ñjhXsvEGufAVK",
          "urihash" : "Qc9ñjhXsvEGufAVK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190215943000,
          "topparentid" : 4877195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372550000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085766000,
          "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc688295d1e18d36dff",
          "transactionid" : 863782,
          "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0096:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085766626254646,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085672964,
          "syssize" : 1747,
          "sysdate" : 1649085766000,
          "haslayout" : "1",
          "topparent" : "4877195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877195,
          "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0096/b/?lang=en",
          "modified" : 1638964771000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085766626254646,
          "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "sFVOYjbtvIvF0axH",
        "urihash" : "sFVOYjbtvIvF0axH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877195,
        "parentitem" : "5e8e1fc688295d1e18d36dff",
        "documenttype" : "html",
        "isattachment" : "4877195",
        "sysindexeddate" : 1649085734000,
        "permanentid" : "746ecacbc8bc79d0e9ad1154487b7c0806ac8c52ea565aaf4b2acd77cfa2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36e16",
        "transactionid" : 863781,
        "title" : "Register descriptions ",
        "products" : [ "AMBA" ],
        "date" : 1649085734000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085734553699801,
        "sysisattachment" : "4877195",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877195,
        "size" : 373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672944,
        "syssize" : 373,
        "sysdate" : 1649085734000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085734000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/programmer-s-model/register-descriptions?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085734553699801,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions",
      "Excerpt" : "Register descriptions The following registers are provided at offsets from a base address decoded to drive the PSEL input: KBDCR (MSECR) Control register KBDSTAT ... Register descriptions AMBA",
      "FirstSentences" : "Register descriptions The following registers are provided at offsets from a base address decoded to drive the PSEL input: KBDCR (MSECR) Control register KBDSTAT (MSESTAT) Status register KBDDATA ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
      "excerpt" : "Chapter 3. Functional Description This chapter contains the following sections: Block diagram Overview of the Keyboard\\/Mouse Interface Operation. Functional Description AMBA",
      "firstSentences" : "Chapter 3. Functional Description This chapter contains the following sections: Block diagram Overview of the Keyboard\\/Mouse Interface Operation. Functional Description AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "document_number" : "ddi0096",
          "document_version" : "b",
          "content_type" : "Datasheet",
          "systopparent" : "4877195",
          "sysurihash" : "Qc9ñjhXsvEGufAVK",
          "urihash" : "Qc9ñjhXsvEGufAVK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190215943000,
          "topparentid" : 4877195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372550000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085766000,
          "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc688295d1e18d36dff",
          "transactionid" : 863782,
          "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0096:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085766626254646,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085672964,
          "syssize" : 1747,
          "sysdate" : 1649085766000,
          "haslayout" : "1",
          "topparent" : "4877195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877195,
          "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0096/b/?lang=en",
          "modified" : 1638964771000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085766626254646,
          "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "WCrbKS9WoS8gmdjT",
        "urihash" : "WCrbKS9WoS8gmdjT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877195,
        "parentitem" : "5e8e1fc688295d1e18d36dff",
        "documenttype" : "html",
        "isattachment" : "4877195",
        "sysindexeddate" : 1649085746000,
        "permanentid" : "d36f56123eafe2bf858470aa295d1019cd05f98523b8c0d8ba20b38d32ba",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36e10",
        "transactionid" : 863781,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1649085746000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085746475689054,
        "sysisattachment" : "4877195",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877195,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672964,
        "syssize" : 174,
        "sysdate" : 1649085746000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085746000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/functional-description?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085746475689054,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/functional-description",
      "Excerpt" : "Chapter 3. Functional Description This chapter contains the following sections: Block diagram Overview of the Keyboard\\/Mouse Interface Operation. Functional Description AMBA",
      "FirstSentences" : "Chapter 3. Functional Description This chapter contains the following sections: Block diagram Overview of the Keyboard\\/Mouse Interface Operation. Functional Description AMBA"
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
      "excerpt" : "Chapter 4. Programmer's Model This chapter contains the following sections: Introduction Summary of Keyboard\\/Mouse Interface Registers Register descriptions ... Programmers Model AMBA",
      "firstSentences" : "Chapter 4. Programmer's Model This chapter contains the following sections: Introduction Summary of Keyboard\\/Mouse Interface Registers Register descriptions Interrupts. Programmers Model AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "document_number" : "ddi0096",
          "document_version" : "b",
          "content_type" : "Datasheet",
          "systopparent" : "4877195",
          "sysurihash" : "Qc9ñjhXsvEGufAVK",
          "urihash" : "Qc9ñjhXsvEGufAVK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190215943000,
          "topparentid" : 4877195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372550000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085766000,
          "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc688295d1e18d36dff",
          "transactionid" : 863782,
          "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0096:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085766626254646,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085672964,
          "syssize" : 1747,
          "sysdate" : 1649085766000,
          "haslayout" : "1",
          "topparent" : "4877195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877195,
          "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0096/b/?lang=en",
          "modified" : 1638964771000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085766626254646,
          "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "ñULCYmrq9zpWOðDu",
        "urihash" : "ñULCYmrq9zpWOðDu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877195,
        "parentitem" : "5e8e1fc688295d1e18d36dff",
        "documenttype" : "html",
        "isattachment" : "4877195",
        "sysindexeddate" : 1649085765000,
        "permanentid" : "6f3c9f30d209c0789f577bbda5c4b44644ce2043bd036d13e3ec6fec0201",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36e13",
        "transactionid" : 863782,
        "title" : "Programmers Model ",
        "products" : [ "AMBA" ],
        "date" : 1649085765000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085765114780714,
        "sysisattachment" : "4877195",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877195,
        "size" : 192,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672944,
        "syssize" : 192,
        "sysdate" : 1649085765000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085765000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/programmer-s-model?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085765114780714,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model",
      "Excerpt" : "Chapter 4. Programmer's Model This chapter contains the following sections: Introduction Summary of Keyboard\\/Mouse Interface Registers Register descriptions ... Programmers Model AMBA",
      "FirstSentences" : "Chapter 4. Programmer's Model This chapter contains the following sections: Introduction Summary of Keyboard\\/Mouse Interface Registers Register descriptions Interrupts. Programmers Model AMBA"
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "KBDCLKDIV [4] (+0x0C) ",
      "document_number" : "ddi0096",
      "document_version" : "b",
      "content_type" : "Datasheet",
      "systopparent" : "4877195",
      "sysurihash" : "2YEZ58Z3IKWkRWj5",
      "urihash" : "2YEZ58Z3IKWkRWj5",
      "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1190215943000,
      "topparentid" : 4877195,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372550000,
      "sysconcepts" : "clock ; keyboard interface ; divide ration",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4877195,
      "parentitem" : "5e8e1fc688295d1e18d36dff",
      "concepts" : "clock ; keyboard interface ; divide ration",
      "documenttype" : "html",
      "isattachment" : "4877195",
      "sysindexeddate" : 1649085739000,
      "permanentid" : "af19a6243424e30ac4ab605f64742f0c0547bd7571438c4a99a93a755dbb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1fc688295d1e18d36e1a",
      "transactionid" : 863781,
      "title" : "KBDCLKDIV [4] (+0x0C) ",
      "products" : [ "AMBA" ],
      "date" : 1649085739000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0096:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085739542653512,
      "sysisattachment" : "4877195",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4877195,
      "size" : 321,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085672944,
      "syssize" : 321,
      "sysdate" : 1649085739000,
      "haslayout" : "1",
      "topparent" : "4877195",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4877195,
      "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085739000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0096/b/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-?lang=en",
      "modified" : 1638964771000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085739542653512,
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
      "syscollection" : "default"
    },
    "Title" : "KBDCLKDIV [4] (+0x0C)",
    "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/programmer-s-model/register-descriptions/kbdclkdiv--4----0x0c-",
    "Excerpt" : "KBDCLKDIV [4] (+0x0C) The KBDCLKDIV register is used to define the divide ration required to generate an internal 8MHz keyboard interface clock ... Bits Name Function 3:0 DivVal Divide Value.",
    "FirstSentences" : "KBDCLKDIV [4] (+0x0C) The KBDCLKDIV register is used to define the divide ration required to generate an internal 8MHz keyboard interface clock from the RefClk input clock. Bits Name Function 3:0 ..."
  }, {
    "title" : "The specification mentions that AxPROT[2] information is just a hint. Is the information given by the other AxPROT bits always accurate?",
    "uri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001906/1-0/en",
    "excerpt" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This can also be true where a write-back cache line holds both privileged and user ...",
    "firstSentences" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The use of a cache can be cause of misleading information on the AxPROT signals where ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "The specification mentions that AxPROT[2] information is just a hint.  Is the information given by the other AxPROT bits always accurate? ",
      "document_number" : "ka001906",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235088",
      "sysurihash" : "9XeKAwO6Op0EPOrñ",
      "urihash" : "9XeKAwO6Op0EPOrñ",
      "sysuri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602173563000,
      "topparentid" : 4235088,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602173592000,
      "sysconcepts" : "AxPROT ; cache ; security ; specification mentions ; Customer non-confidential ; Set Confidentiality ; Article ID ; hint ; instruction",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "AxPROT ; cache ; security ; specification mentions ; Customer non-confidential ; Set Confidentiality ; Article ID ; hint ; instruction",
      "documenttype" : "html",
      "sysindexeddate" : 1649146212000,
      "permanentid" : "3f255a2f2cd574c2cf3b1d006af2ef15ef996060e7b0c596ad46203d814a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3a98bcda971b145681e0",
      "transactionid" : 864209,
      "title" : "The specification mentions that AxPROT[2] information is just a hint.  Is the information given by the other AxPROT bits always accurate? ",
      "products" : [ "AR500" ],
      "date" : 1649146212000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001906:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146212512993095,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 853,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145901961,
      "syssize" : 853,
      "sysdate" : 1649146212000,
      "haslayout" : "1",
      "topparent" : "4235088",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235088,
      "wordcount" : 83,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146212000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001906/1-0/?lang=en",
      "modified" : 1602173592000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146212512993095,
      "uri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "The specification mentions that AxPROT[2] information is just a hint. Is the information given by the other AxPROT bits always accurate?",
    "Uri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001906/1-0/en",
    "Excerpt" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This can also be true where a write-back cache line holds both privileged and user ...",
    "FirstSentences" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The use of a cache can be cause of misleading information on the AxPROT signals where ..."
  }, {
    "title" : "What causes a STICKYERR in a CoreSight Debug Access Port?",
    "uri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001433/1-0/en",
    "excerpt" : "Check that power or clock have not been illegally removed from the domain (or domains) being accessed during the debug session. ... What causes a STICKYERR in a CoreSight Debug Access Port?",
    "firstSentences" : "KBA Article ID: KA001433 Applies To: (NTBSS) CoreSight DAP Lite, CoreSight SoC-400 Debug and Trace Confidentiality: Customer non-confidential Summary What are the possible causes of a STICKYERR in ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What causes a STICKYERR in a CoreSight Debug Access Port? ",
      "document_number" : "ka001433",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949198",
      "sysurihash" : "NJf4fðC58OwInTdD",
      "urihash" : "NJf4fðC58OwInTdD",
      "sysuri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595857880000,
      "topparentid" : 4949198,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595857911000,
      "sysconcepts" : "DAP bus ; Check ; clocks ; signals ; SoC ; APs ; documentation ; power ; Integration Kit ; minimum duration ; illegally removed ; basic intergration ; unexpected assertion of STICKYERR ; Implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "concepts" : "DAP bus ; Check ; clocks ; signals ; SoC ; APs ; documentation ; power ; Integration Kit ; minimum duration ; illegally removed ; basic intergration ; unexpected assertion of STICKYERR ; Implementations",
      "documenttype" : "html",
      "sysindexeddate" : 1649085721000,
      "permanentid" : "a802488412aae2f9a56f5ae66e02f9cd1d6af247c3086d0931b06c1363ae",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1edbf7f3ab7048299391c7",
      "transactionid" : 863781,
      "title" : "What causes a STICKYERR in a CoreSight Debug Access Port? ",
      "products" : [ "TM940", "TM100-GRP" ],
      "date" : 1649085721000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001433:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085721133186886,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2396,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085532688,
      "syssize" : 2396,
      "sysdate" : 1649085721000,
      "haslayout" : "1",
      "topparent" : "4949198",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949198,
      "wordcount" : 193,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001433/1-0/?lang=en",
      "modified" : 1595857911000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085721133186886,
      "uri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What causes a STICKYERR in a CoreSight Debug Access Port?",
    "Uri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001433/1-0/en",
    "Excerpt" : "Check that power or clock have not been illegally removed from the domain (or domains) being accessed during the debug session. ... What causes a STICKYERR in a CoreSight Debug Access Port?",
    "FirstSentences" : "KBA Article ID: KA001433 Applies To: (NTBSS) CoreSight DAP Lite, CoreSight SoC-400 Debug and Trace Confidentiality: Customer non-confidential Summary What are the possible causes of a STICKYERR in ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "excerpt" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart ... It contains the following sections: Example MCU system level design and design ...",
    "firstSentences" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart Eval. It contains the following sections: Example MCU system level design and design heirarchy.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "zEtoeHvFmErYEvGB",
        "urihash" : "zEtoeHvFmErYEvGB",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032529931941038e00d31",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083848805828,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 3986,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 3986,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083848805828,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
    },
    "childResults" : [ {
      "title" : "Clock and reset",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
      "firstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock and reset ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "wiLsg9aRXBzLtZxP",
        "urihash" : "wiLsg9aRXBzLtZxP",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "de17925574150183304fb4a78ef002f3334ca71f6682b60b15a2fd15e1ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d5d",
        "transactionid" : 861290,
        "title" : "Clock and reset ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087788756926,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1699,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 1699,
        "sysdate" : 1648719087000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/functional-description/clock-and-reset?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087788756926,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clock and reset",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "Excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
      "FirstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ..."
    }, {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright © 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "A5o8OhqoBPwy6gtð",
        "urihash" : "A5o8OhqoBPwy6gtð",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "keywords" : "Cortex-M",
        "systransactionid" : 861290,
        "copyright" : "Copyright ©€2017 Arm Limited (or its affiliates). All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "numberofpages" : 59,
        "sysconcepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "documenttype" : "pdf",
        "isattachment" : "3678425",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "8f3f8094c49cfc2984c84bd4b9b8115c8124e5e2504c17a11bc0d09c244c",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d77",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "subject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087139002685,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 553924,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719054657,
        "syssubject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "syssize" : 553924,
        "sysdate" : 1648719087000,
        "topparent" : "3678425",
        "author" : "ARM Limited",
        "label_version" : "r2p0",
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 1751,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087139002685,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "Excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright © 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval"
    }, {
      "title" : "Platform",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "firstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Platform ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "ESQX2bfm2WtXaaHN",
        "urihash" : "ESQX2bfm2WtXaaHN",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "926baf931458023864262a7d6fee99a9218d3a98655d92ac930c8c77fad7",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d45",
        "transactionid" : 861290,
        "title" : "Platform ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083006750695,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051956,
        "syssize" : 1038,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/introduction/limitations/platform?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083006750695,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "syscollection" : "default"
      },
      "Title" : "Platform",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "Excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "FirstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "dui0926",
      "document_version" : "b",
      "content_type" : "User Guide",
      "systopparent" : "3678425",
      "sysurihash" : "5yMWFH25tñLYlwVh",
      "urihash" : "5yMWFH25tñLYlwVh",
      "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1508244647000,
      "topparentid" : 3678425,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588605522000,
      "sysconcepts" : "design heirarchy ; event functions ; Configuration options ; reset ; Clock ; pins",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
      "attachmentparentid" : 3678425,
      "parentitem" : "5eb032529931941038e00d31",
      "concepts" : "design heirarchy ; event functions ; Configuration options ; reset ; Clock ; pins",
      "documenttype" : "html",
      "isattachment" : "3678425",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719088000,
      "permanentid" : "129fb67d5b92d342f5032addc8dce6bbf5740003b7a776a670f22ed4ed9b",
      "syslanguage" : [ "English" ],
      "itemid" : "5eb032539931941038e00d46",
      "transactionid" : 861290,
      "title" : "Functional Description ",
      "products" : [ "Cortex-M0" ],
      "date" : 1648719088000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0926:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719088271008220,
      "sysisattachment" : "3678425",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3678425,
      "size" : 456,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719051983,
      "syssize" : 456,
      "sysdate" : 1648719088000,
      "haslayout" : "1",
      "topparent" : "3678425",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3678425,
      "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
      "wordcount" : 44,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719088000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0926/b/functional-description?lang=en",
      "modified" : 1645437304000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719088271008220,
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "Excerpt" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart ... It contains the following sections: Example MCU system level design and design ...",
    "FirstSentences" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart Eval. It contains the following sections: Example MCU system level design and design heirarchy."
  }, {
    "title" : "Arm Compiler armasm User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f4e199fca7b6a33993777ec",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
    "excerpt" : "Non-Confidential ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release ... Arm Compiler v6.4 Release",
    "firstSentences" : "Arm® Compiler Version 6.6 armasm User Guide Copyright © 2014–2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0801K DUI0801K Arm® Compiler armasm User Guide Copyright © 2014 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler armasm User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler armasm User Guide ",
        "document_number" : "dui0801",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4943210",
        "sysurihash" : "6KBO0e6HtðmuanaL",
        "urihash" : "6KBO0e6HtðmuanaL",
        "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "systransactionid" : 1076443,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598551146000,
        "topparentid" : 4943210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598953873000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947335000,
        "permanentid" : "b70e9e06c812ba9de97c0270eacf6d83442118969201d5641d80f14c39f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e1991ca7b6a3399377223",
        "transactionid" : 1076443,
        "title" : "Arm Compiler armasm User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947335000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0801:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947335370487324,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4791,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947311033,
        "syssize" : 4791,
        "sysdate" : 1670947335000,
        "haslayout" : "1",
        "topparent" : "4943210",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4943210,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947335000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0801/k/?lang=en",
        "modified" : 1655120364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947335370487324,
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler armasm User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0801/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    },
    "childResults" : [ {
      "title" : "--execute_only",
      "uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
      "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
      "clickUri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--execute-only?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
      "excerpt" : "--execute_only Adds the EXECONLY AREA attribute to all code sections. Usage The EXECONLY AREA attribute causes the linker to treat the section as execute-only.",
      "firstSentences" : "--execute_only Adds the EXECONLY AREA attribute to all code sections. Usage The EXECONLY AREA attribute causes the linker to treat the section as execute-only. It is the user's responsibility to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler armasm User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler armasm User Guide ",
          "document_number" : "dui0801",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "4943210",
          "sysurihash" : "6KBO0e6HtðmuanaL",
          "urihash" : "6KBO0e6HtðmuanaL",
          "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en",
          "systransactionid" : 1076443,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598551146000,
          "topparentid" : 4943210,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598953873000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670947335000,
          "permanentid" : "b70e9e06c812ba9de97c0270eacf6d83442118969201d5641d80f14c39f5",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e1991ca7b6a3399377223",
          "transactionid" : 1076443,
          "title" : "Arm Compiler armasm User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1670947335000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
          "document_id" : "dui0801:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947335370487324,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4791,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670947311033,
          "syssize" : 4791,
          "sysdate" : 1670947335000,
          "haslayout" : "1",
          "topparent" : "4943210",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4943210,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947335000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0801/k/?lang=en",
          "modified" : 1655120364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947335370487324,
          "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler armasm User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "--execute_only ",
        "document_number" : "dui0801",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4943210",
        "sysurihash" : "bj37xxXPM5ðv8gap",
        "urihash" : "bj37xxXPM5ðv8gap",
        "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
        "systransactionid" : 1076443,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598551146000,
        "topparentid" : 4943210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598953873000,
        "sysconcepts" : "Cortex ; architecture ; Armv8 ; literal pools ; M7 ; M4 ; M3 ; Armv7 ; mainline ; responsibility",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 4943210,
        "parentitem" : "5f4e1991ca7b6a3399377223",
        "concepts" : "Cortex ; architecture ; Armv8 ; literal pools ; M7 ; M4 ; M3 ; Armv7 ; mainline ; responsibility",
        "documenttype" : "html",
        "isattachment" : "4943210",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947314000,
        "permanentid" : "549c5442b3efb2d76efdc82b10d09a4ae4ba5dd49543c6dc558d253662d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e1993ca7b6a33993772da",
        "transactionid" : 1076443,
        "title" : "--execute_only ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947314000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0801:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947314311122892,
        "sysisattachment" : "4943210",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4943210,
        "size" : 798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--execute-only?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947309607,
        "syssize" : 798,
        "sysdate" : 1670947314000,
        "haslayout" : "1",
        "topparent" : "4943210",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4943210,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--execute-only?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0801/k/armasm-Command-line-Options/--execute-only?lang=en",
        "modified" : 1655120364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947314311122892,
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
        "syscollection" : "default"
      },
      "Title" : "--execute_only",
      "Uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
      "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--execute-only?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--execute-only",
      "Excerpt" : "--execute_only Adds the EXECONLY AREA attribute to all code sections. Usage The EXECONLY AREA attribute causes the linker to treat the section as execute-only.",
      "FirstSentences" : "--execute_only Adds the EXECONLY AREA attribute to all code sections. Usage The EXECONLY AREA attribute causes the linker to treat the section as execute-only. It is the user's responsibility to ..."
    }, {
      "title" : "--no_terse",
      "uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
      "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
      "clickUri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--no-terse?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
      "excerpt" : "--no_terse Instructs the assembler to show in the list file the lines of assembly code that it has ... If you do not specify this option, the assembler does not output the skipped assembly ...",
      "firstSentences" : "--no_terse Instructs the assembler to show in the list file the lines of assembly code that it has skipped because of conditional assembly. If you do not specify this option, the assembler does ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler armasm User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler armasm User Guide ",
          "document_number" : "dui0801",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "4943210",
          "sysurihash" : "6KBO0e6HtðmuanaL",
          "urihash" : "6KBO0e6HtðmuanaL",
          "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en",
          "systransactionid" : 1076443,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598551146000,
          "topparentid" : 4943210,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598953873000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670947335000,
          "permanentid" : "b70e9e06c812ba9de97c0270eacf6d83442118969201d5641d80f14c39f5",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e1991ca7b6a3399377223",
          "transactionid" : 1076443,
          "title" : "Arm Compiler armasm User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1670947335000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
          "document_id" : "dui0801:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947335370487324,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4791,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670947311033,
          "syssize" : 4791,
          "sysdate" : 1670947335000,
          "haslayout" : "1",
          "topparent" : "4943210",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4943210,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947335000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0801/k/?lang=en",
          "modified" : 1655120364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947335370487324,
          "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler armasm User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "--no_terse ",
        "document_number" : "dui0801",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4943210",
        "sysurihash" : "RkfzoFZ6dTI3G74D",
        "urihash" : "RkfzoFZ6dTI3G74D",
        "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
        "systransactionid" : 1076443,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598551146000,
        "topparentid" : 4943210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598953873000,
        "sysconcepts" : "assembler ; terse",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 4943210,
        "parentitem" : "5f4e1991ca7b6a3399377223",
        "concepts" : "assembler ; terse",
        "documenttype" : "html",
        "isattachment" : "4943210",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947314000,
        "permanentid" : "a6221f63de920ca410f6279b3369331cc9219528c80e9ba3ce4a98974c0e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e1993ca7b6a33993772ef",
        "transactionid" : 1076443,
        "title" : "--no_terse ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947314000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0801:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947314437735923,
        "sysisattachment" : "4943210",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4943210,
        "size" : 345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--no-terse?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947309607,
        "syssize" : 345,
        "sysdate" : 1670947314000,
        "haslayout" : "1",
        "topparent" : "4943210",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4943210,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--no-terse?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0801/k/armasm-Command-line-Options/--no-terse?lang=en",
        "modified" : 1655120364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947314437735923,
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
        "syscollection" : "default"
      },
      "Title" : "--no_terse",
      "Uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
      "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--no-terse?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--no-terse",
      "Excerpt" : "--no_terse Instructs the assembler to show in the list file the lines of assembly code that it has ... If you do not specify this option, the assembler does not output the skipped assembly ...",
      "FirstSentences" : "--no_terse Instructs the assembler to show in the list file the lines of assembly code that it has skipped because of conditional assembly. If you do not specify this option, the assembler does ..."
    }, {
      "title" : "--thumb",
      "uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
      "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
      "clickUri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--thumb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
      "excerpt" : "--thumb Instructs armasm to interpret instructions as T32 instructions, using UAL syntax. This is equivalent to a THUMB directive at the start of the source file.",
      "firstSentences" : "--thumb Instructs armasm to interpret instructions as T32 instructions, using UAL syntax. This is equivalent to a THUMB directive at the start of the source file. Note Not supported for AArch64 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler armasm User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler armasm User Guide ",
          "document_number" : "dui0801",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "4943210",
          "sysurihash" : "6KBO0e6HtðmuanaL",
          "urihash" : "6KBO0e6HtðmuanaL",
          "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en",
          "systransactionid" : 1076443,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598551146000,
          "topparentid" : 4943210,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598953873000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670947335000,
          "permanentid" : "b70e9e06c812ba9de97c0270eacf6d83442118969201d5641d80f14c39f5",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e1991ca7b6a3399377223",
          "transactionid" : 1076443,
          "title" : "Arm Compiler armasm User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1670947335000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
          "document_id" : "dui0801:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947335370487324,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4791,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670947311033,
          "syssize" : 4791,
          "sysdate" : 1670947335000,
          "haslayout" : "1",
          "topparent" : "4943210",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4943210,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947335000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0801/k/?lang=en",
          "modified" : 1655120364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947335370487324,
          "uri" : "https://developer.arm.com/documentation/dui0801/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler armasm User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler armasm User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "--thumb ",
        "document_number" : "dui0801",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4943210",
        "sysurihash" : "HmRaEjj8qMmKmV8K",
        "urihash" : "HmRaEjj8qMmKmV8K",
        "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
        "systransactionid" : 1076443,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1598551146000,
        "topparentid" : 4943210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598953873000,
        "sysconcepts" : "source file ; THUMB directive",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 4943210,
        "parentitem" : "5f4e1991ca7b6a3399377223",
        "concepts" : "source file ; THUMB directive",
        "documenttype" : "html",
        "isattachment" : "4943210",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947314000,
        "permanentid" : "900225a3d2cc8093a052d3e6d1afb3f0dab4f47cecf99f50b29923ae107e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e1994ca7b6a33993772f8",
        "transactionid" : 1076443,
        "title" : "--thumb ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947314000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0801:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947314490108689,
        "sysisattachment" : "4943210",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4943210,
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--thumb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947309607,
        "syssize" : 223,
        "sysdate" : 1670947314000,
        "haslayout" : "1",
        "topparent" : "4943210",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4943210,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--thumb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0801/k/armasm-Command-line-Options/--thumb?lang=en",
        "modified" : 1655120364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947314490108689,
        "uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
        "syscollection" : "default"
      },
      "Title" : "--thumb",
      "Uri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
      "ClickUri" : "https://developer.arm.com/documentation/dui0801/k/armasm-Command-line-Options/--thumb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/armasm-Command-line-Options/--thumb",
      "Excerpt" : "--thumb Instructs armasm to interpret instructions as T32 instructions, using UAL syntax. This is equivalent to a THUMB directive at the start of the source file.",
      "FirstSentences" : "--thumb Instructs armasm to interpret instructions as T32 instructions, using UAL syntax. This is equivalent to a THUMB directive at the start of the source file. Note Not supported for AArch64 ..."
    } ],
    "totalNumberOfChildResults" : 1325,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Compiler armasm User Guide ",
      "document_number" : "dui0801",
      "document_version" : "k",
      "content_type" : "User Guide",
      "systopparent" : "4943210",
      "sysauthor" : "ARM",
      "sysurihash" : "Ic3ChG54vXAShPrN",
      "urihash" : "Ic3ChG54vXAShPrN",
      "sysuri" : "https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
      "keywords" : "Software Development Tools, Compilers, ARM Compiler 6, Software Developers, Embedded Software Developers, Compilation, LLVM",
      "systransactionid" : 1076443,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1598551146000,
      "topparentid" : 4943210,
      "numberofpages" : 1763,
      "sysconcepts" : "Related references ; instructions ; security state ; exception levels ; registers ; stack pointer ; source registers ; destination register ; vector elements ; architectures ; arrangement specifier ; pseudo-instructions ; unsigned integer ; rounding modes ; SIMD ; code suffixes",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
      "attachmentparentid" : 4943210,
      "parentitem" : "5f4e1991ca7b6a3399377223",
      "concepts" : "Related references ; instructions ; security state ; exception levels ; registers ; stack pointer ; source registers ; destination register ; vector elements ; architectures ; arrangement specifier ; pseudo-instructions ; unsigned integer ; rounding modes ; SIMD ; code suffixes",
      "documenttype" : "pdf",
      "isattachment" : "4943210",
      "sysindexeddate" : 1670947340000,
      "permanentid" : "9a86adb46ba08329cd3521168e3caf8d7af3410359750bc1dbedc96fb7b1",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e199fca7b6a33993777ec",
      "transactionid" : 1076443,
      "title" : "Arm Compiler armasm User Guide ",
      "subject" : "Arm® Compiler armasm User Guide. This document provides topic based documentation for using the Arm assembler (armasm). It contains information on command line options, assembler directives, and supports the Armv6‑M, Armv7, and Armv8 architectures.",
      "date" : 1670947339000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0801:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670947339654678602,
      "sysisattachment" : "4943210",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 4943210,
      "size" : 5852086,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f4e199fca7b6a33993777ec",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670947325148,
      "syssubject" : "Arm® Compiler armasm User Guide. This document provides topic based documentation for using the Arm assembler (armasm). It contains information on command line options, assembler directives, and supports the Armv6‑M, Armv7, and Armv8 architectures.",
      "syssize" : 5852086,
      "sysdate" : 1670947339000,
      "topparent" : "4943210",
      "author" : "ARM",
      "label_version" : "6.6.4",
      "systopparentid" : 4943210,
      "content_description" : "Arm Compiler enables you to build applications for the Arm family of processors from C, C++, or assembly language source. Arm Compiler 6 supports Armv6-M, and all Armv7 and Armv8 architectures. These documents are maintenance updates through the Arm Compiler 6.6 Long Term Maintenance (LTM) Program.",
      "wordcount" : 6716,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670947340000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e199fca7b6a33993777ec",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670947339654678602,
      "uri" : "https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler armasm User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f4e199fca7b6a33993777ec",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0801/k/en/pdf/DUI0801K_armasm_user_guide.pdf",
    "Excerpt" : "Non-Confidential ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release ... Arm Compiler v6.4 Release",
    "FirstSentences" : "Arm® Compiler Version 6.6 armasm User Guide Copyright © 2014–2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0801K DUI0801K Arm® Compiler armasm User Guide Copyright © 2014 ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "excerpt" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access ...",
    "firstSentences" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access wait ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Static Memory Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
      "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Static Memory Interface Data Sheet ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "wSPñQbWfXlutvDKW",
        "urihash" : "wSPñQbWfXlutvDKW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "systransactionid" : 861289,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719050000,
        "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d70",
        "transactionid" : 861289,
        "title" : "AMBA Static Memory Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648719050000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719050055169817,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 1877,
        "sysdate" : 1648719050000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719050000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719050055169817,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Static Memory Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
      "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "System test access",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "excerpt" : "System test access During system test the SMI is controlled by three active LOW signals from the Test ... For more information on system test, refer to the AMBA Specification (ARM IHI 0001).",
      "firstSentences" : "System test access During system test the SMI is controlled by three active LOW signals from the Test Interface Controller (TIC); Ticinen (test data in enable), Ticouten (test data out enable) and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPñQbWfXlutvDKW",
          "urihash" : "wSPñQbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "System test access ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "SojADrJFwcDgKSZp",
        "urihash" : "SojADrJFwcDgKSZp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "signals ; TIC ; test mode ; bus drivers ; operation of the interface ; done ; latch ; TBUS",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "signals ; TIC ; test mode ; bus drivers ; operation of the interface ; done ; latch ; TBUS",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719069000,
        "permanentid" : "092075009433bd8d1f26ba64d9dd4141019a11c6f756e40d62a1c6ea4e59",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d7a",
        "transactionid" : 861290,
        "title" : "System test access ",
        "products" : [ "AMBA" ],
        "date" : 1648719069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719069170900949,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 591,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 591,
        "sysdate" : 1648719069000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719069170900949,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
        "syscollection" : "default"
      },
      "Title" : "System test access",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "Excerpt" : "System test access During system test the SMI is controlled by three active LOW signals from the Test ... For more information on system test, refer to the AMBA Specification (ARM IHI 0001).",
      "FirstSentences" : "System test access During system test the SMI is controlled by three active LOW signals from the Test Interface Controller (TIC); Ticinen (test data in enable), Ticouten (test data out enable) and ..."
    }, {
      "title" : "AMBA Static Memory Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "excerpt" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for ... Overview Signal Description Functional Description.",
      "firstSentences" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for an AMBA external bus interface. Overview Signal Description ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPñQbWfXlutvDKW",
          "urihash" : "wSPñQbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Static Memory Interface ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "OðSTSngEZSv19SRW",
        "urihash" : "OðSTSngEZSv19SRW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "Memory Interface ; u2014an",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "Memory Interface ; u2014an",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719069000,
        "permanentid" : "dcbe244c3144fbeb60e28b2a0ad35abef5fb97f7ca7436febd4128911946",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d72",
        "transactionid" : 861290,
        "title" : "AMBA Static Memory Interface ",
        "products" : [ "AMBA" ],
        "date" : 1648719069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719069042514822,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 249,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 249,
        "sysdate" : 1648719069000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719069042514822,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA Static Memory Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "Excerpt" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for ... Overview Signal Description Functional Description.",
      "FirstSentences" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for an AMBA external bus interface. Overview Signal Description ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "excerpt" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements ... It is not intended to be an \\\"off-the-shelf\\\" EBI for a real system. ... Figure 1.1.",
      "firstSentences" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements of an External Bus Interface (EBI) in an AMBA system. It is not intended to be an \\\"off-the- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPñQbWfXlutvDKW",
          "urihash" : "wSPñQbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "oRAF3jxd0bñGo9lz",
        "urihash" : "oRAF3jxd0bñGo9lz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "memory ; bus ; design ; EBI ; AMBA ; banks ; state counter ; functional blocks ; Interface Controller ; test access ; drivers the clock ; connection ; off-the-shelf",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "memory ; bus ; design ; EBI ; AMBA ; banks ; state counter ; functional blocks ; Interface Controller ; test access ; drivers the clock ; connection ; off-the-shelf",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719068000,
        "permanentid" : "09265bd295dfd1757b6c6df3bfc3541a475f730f45a979393427c92d1f9f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d73",
        "transactionid" : 861290,
        "title" : "Overview ",
        "products" : [ "AMBA" ],
        "date" : 1648719068000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719068632745931,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 865,
        "sysdate" : 1648719068000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface/overview?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719068632745931,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "Excerpt" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements ... It is not intended to be an \\\"off-the-shelf\\\" EBI for a real system. ... Figure 1.1.",
      "FirstSentences" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements of an External Bus Interface (EBI) in an AMBA system. It is not intended to be an \\\"off-the- ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "ddi0052",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876966",
      "sysurihash" : "LñlnPsG5z5RQQDnH",
      "urihash" : "LñlnPsG5z5RQQDnH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365936000,
      "topparentid" : 4876966,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370908000,
      "sysconcepts" : "memory ; control ; wait states ; bank select ; SMI ; Functional",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876966,
      "parentitem" : "5e8e195cfd977155116a3d70",
      "concepts" : "memory ; control ; wait states ; bank select ; SMI ; Functional",
      "documenttype" : "html",
      "isattachment" : "4876966",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719069000,
      "permanentid" : "56a4f670b59e1a0e7fcb506d9952678f060e2e126eecce0699c414fbe4e2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e195cfd977155116a3d75",
      "transactionid" : 861290,
      "title" : "Functional Description ",
      "products" : [ "AMBA" ],
      "date" : 1648719069000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0052:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719069201328495,
      "sysisattachment" : "4876966",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876966,
      "size" : 248,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719012275,
      "syssize" : 248,
      "sysdate" : 1648719069000,
      "haslayout" : "1",
      "topparent" : "4876966",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876966,
      "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719069000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
      "modified" : 1638963765000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719069201328495,
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "Excerpt" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access ...",
    "FirstSentences" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access wait ..."
  }, {
    "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "excerpt" : "Section 3.5.17, Synchronization Frequency register (DE 680819) PRD08-PRDC-010560 1.0 ... Copyright © 2009 ARM Limited. All rights reserved. Non-Confidential ... 3 3 ... 4 ... Released",
    "firstSentences" : "Document number: Date of Issue: Author: Abstract Embedded Trace Macrocell Architecture Specification Revision O Errata PRD08-PRDC-010560 1.0 2 April 2009 ARM Processor Division © Copyright ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "document_number" : "prdc010560",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687303",
        "sysurihash" : "ncEmXbWzDOjSwp7w",
        "urihash" : "ncEmXbWzDOjSwp7w",
        "sysuri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1251075661000,
        "topparentid" : 3687303,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602753969000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084999000,
        "permanentid" : "ee270917fc58961a8fafd6d41ceafd608a7f04bc2ea9b6dc0554856a92f1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8815b1f86e16515cdb7dce",
        "transactionid" : 863767,
        "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649084999000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc010560:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084999969973702,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 254,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084847868,
        "syssize" : 254,
        "sysdate" : 1649084999000,
        "haslayout" : "1",
        "topparent" : "3687303",
        "label_version" : "3.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687303,
        "content_description" : "This document describes errata and clarifications to the Embedded Trace Macrocell Architecture Specification, ETMv1.0 to ETMv3.4, ARM IHI 0014 rev O.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084999000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc010560/a/?lang=en",
        "modified" : 1644834512000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084999969973702,
        "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ..."
    },
    "childResults" : [ {
      "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "document_number" : "prdc010560",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687303",
        "sysurihash" : "ncEmXbWzDOjSwp7w",
        "urihash" : "ncEmXbWzDOjSwp7w",
        "sysuri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1251075661000,
        "topparentid" : 3687303,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602753969000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084999000,
        "permanentid" : "ee270917fc58961a8fafd6d41ceafd608a7f04bc2ea9b6dc0554856a92f1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8815b1f86e16515cdb7dce",
        "transactionid" : 863767,
        "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649084999000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc010560:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084999969973702,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 254,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084847868,
        "syssize" : 254,
        "sysdate" : 1649084999000,
        "haslayout" : "1",
        "topparent" : "3687303",
        "label_version" : "3.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687303,
        "content_description" : "This document describes errata and clarifications to the Embedded Trace Macrocell Architecture Specification, ETMv1.0 to ETMv3.4, ARM IHI 0014 rev O.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084999000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc010560/a/?lang=en",
        "modified" : 1644834512000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084999969973702,
        "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
      "document_number" : "prdc010560",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687303",
      "sysauthor" : "_",
      "sysurihash" : "9g49jgnIKa2rANzO",
      "urihash" : "9g49jgnIKa2rANzO",
      "sysuri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1251075661000,
      "topparentid" : 3687303,
      "numberofpages" : 5,
      "sysconcepts" : "registers ; Reserved Trace ; sequencer ; Programming ; reads ; accesses ; footnotes ; memory map ; UNDEFINED locations ; incomplete ; abbreviations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 3687303,
      "parentitem" : "5f8815b1f86e16515cdb7dce",
      "concepts" : "registers ; Reserved Trace ; sequencer ; Programming ; reads ; accesses ; footnotes ; memory map ; UNDEFINED locations ; incomplete ; abbreviations",
      "documenttype" : "pdf",
      "isattachment" : "3687303",
      "sysindexeddate" : 1649085000000,
      "permanentid" : "cf7c5b281b3ab1fa079f5a7811b7edf25d3a3a253b58ff517a568d5affa7",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8815b1f86e16515cdb7dd0",
      "transactionid" : 863767,
      "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
      "date" : 1649085000000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc010560:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085000128319641,
      "sysisattachment" : "3687303",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "company" : "ARM",
      "sysattachmentparentid" : 3687303,
      "size" : 31279,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084848814,
      "syssize" : 31279,
      "sysdate" : 1649085000000,
      "topparent" : "3687303",
      "author" : "_",
      "label_version" : "3.4",
      "systopparentid" : 3687303,
      "content_description" : "This document describes errata and clarifications to the Embedded Trace Macrocell Architecture Specification, ETMv1.0 to ETMv3.4, ARM IHI 0014 rev O.",
      "wordcount" : 193,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085000000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085000128319641,
      "uri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "Excerpt" : "Section 3.5.17, Synchronization Frequency register (DE 680819) PRD08-PRDC-010560 1.0 ... Copyright © 2009 ARM Limited. All rights reserved. Non-Confidential ... 3 3 ... 4 ... Released",
    "FirstSentences" : "Document number: Date of Issue: Author: Abstract Embedded Trace Macrocell Architecture Specification Revision O Errata PRD08-PRDC-010560 1.0 2 April 2009 ARM Processor Division © Copyright ARM ..."
  }, {
    "title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002159/1-0/en",
    "excerpt" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, because of implementation changes in the kernel in version 2.3, it is not bit- ... KBA",
    "firstSentences" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The 16-bit versions of the TANH and LOGISTIC operators ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "document_number" : "ka002159",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4355495",
      "sysurihash" : "Nj8lwtzGpn3dr8sX",
      "urihash" : "Nj8lwtzGpn3dr8sX",
      "sysuri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
      "systransactionid" : 861207,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1632385187000,
      "topparentid" : 4355495,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1632385274000,
      "sysconcepts" : "pull ; kernel ; tensorflow ; output bit-exact ; Ethos-U NPU ; LOGISTIC operators ; running TANH ; github",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "concepts" : "pull ; kernel ; tensorflow ; output bit-exact ; Ethos-U NPU ; LOGISTIC operators ; running TANH ; github",
      "documenttype" : "html",
      "sysindexeddate" : 1648715026000,
      "permanentid" : "c24988c3734a3eef83a75c84839f9535bf25ac78042541dbcb8d065d4df3",
      "syslanguage" : [ "English" ],
      "itemid" : "614c38fad5c3af0155495115",
      "transactionid" : 861207,
      "title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648715026000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002159:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715026301363758,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 729,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715022692,
      "syssize" : 729,
      "sysdate" : 1648715026000,
      "haslayout" : "1",
      "topparent" : "4355495",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4355495,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "6",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715026000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002159/1-0/?lang=en",
      "modified" : 1632385274000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715026301363758,
      "uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "Uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002159/1-0/en",
    "Excerpt" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, because of implementation changes in the kernel in version 2.3, it is not bit- ... KBA",
    "FirstSentences" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The 16-bit versions of the TANH and LOGISTIC operators ..."
  }, {
    "title" : "--cpu=list",
    "uri" : "https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
    "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
    "clickUri" : "https://developer.arm.com/documentation/dui0803/k/armlink-Command-line-Options/--cpu-list?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
    "excerpt" : "--cpu=list Lists the architecture and processor names that are supported by the --cpu=name option. Syntax --cpu=list --cpu=list ARM Compiler 6",
    "firstSentences" : "--cpu=list Lists the architecture and processor names that are supported by the --cpu=name option. Syntax --cpu=list --cpu=list ARM Compiler 6",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler armlink User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler armlink User Guide ",
        "document_number" : "dui0803",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4708365",
        "sysurihash" : "ñTzX9ðJltbglrt1l",
        "urihash" : "ñTzX9ðJltbglrt1l",
        "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "systransactionid" : 1076442,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598543086000,
        "topparentid" : 4708365,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598612984000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947270000,
        "permanentid" : "b971ded88e644a11835caeaa47fe4f714a150b37333b7120cc0fdf857de0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f48e5f86e73485d721eac4e",
        "transactionid" : 1076442,
        "title" : "Arm Compiler armlink User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0803:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947270120525435,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4793,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947262166,
        "syssize" : 4793,
        "sysdate" : 1670947270000,
        "haslayout" : "1",
        "topparent" : "4708365",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4708365,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0803/k/?lang=en",
        "modified" : 1655121025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947270120525435,
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler armlink User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0803/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Embedded symbols",
      "uri" : "https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
      "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
      "clickUri" : "https://developer.arm.com/documentation/dui0803/k/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
      "excerpt" : "Embedded symbols You can add specially-named symbols to input objects that cause the linker to create ... These symbols are of the form: name@version for a non-default version of a symbol.",
      "firstSentences" : "Embedded symbols You can add specially-named symbols to input objects that cause the linker to create symbol versions. These symbols are of the form: name@version for a non-default version of a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler armlink User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler armlink User Guide ",
          "document_number" : "dui0803",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "4708365",
          "sysurihash" : "ñTzX9ðJltbglrt1l",
          "urihash" : "ñTzX9ðJltbglrt1l",
          "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en",
          "systransactionid" : 1076442,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598543086000,
          "topparentid" : 4708365,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598612984000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670947270000,
          "permanentid" : "b971ded88e644a11835caeaa47fe4f714a150b37333b7120cc0fdf857de0",
          "syslanguage" : [ "English" ],
          "itemid" : "5f48e5f86e73485d721eac4e",
          "transactionid" : 1076442,
          "title" : "Arm Compiler armlink User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1670947270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
          "document_id" : "dui0803:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947270120525435,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670947262166,
          "syssize" : 4793,
          "sysdate" : 1670947270000,
          "haslayout" : "1",
          "topparent" : "4708365",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4708365,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0803/k/?lang=en",
          "modified" : 1655121025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947270120525435,
          "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler armlink User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded symbols ",
        "document_number" : "dui0803",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4708365",
        "sysurihash" : "uUMcX1XAXUcCWjnM",
        "urihash" : "uUMcX1XAXUcCWjnM",
        "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
        "systransactionid" : 1076442,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598543086000,
        "topparentid" : 4708365,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598612984000,
        "sysconcepts" : "non-default ; linker ; ver1 ; ver2 ; asm ; void ; bar ; nint ; associations ; interface",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 4708365,
        "parentitem" : "5f48e5f86e73485d721eac4e",
        "concepts" : "non-default ; linker ; ver1 ; ver2 ; asm ; void ; bar ; nint ; associations ; interface",
        "documenttype" : "html",
        "isattachment" : "4708365",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947269000,
        "permanentid" : "c7bee9b2d98bd76d71a2a50ef8724b5af1aee0caae3373d6136aa3bb28b2",
        "syslanguage" : [ "English" ],
        "itemid" : "5f48e5fa6e73485d721ead18",
        "transactionid" : 1076442,
        "title" : "Embedded symbols ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947269000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0803:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947269021795412,
        "sysisattachment" : "4708365",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4708365,
        "size" : 1274,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947262148,
        "syssize" : 1274,
        "sysdate" : 1670947269000,
        "haslayout" : "1",
        "topparent" : "4708365",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4708365,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947269000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0803/k/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols?lang=en",
        "modified" : 1655121025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947269021795412,
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
        "syscollection" : "default"
      },
      "Title" : "Embedded symbols",
      "Uri" : "https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
      "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/BPABI-Shared-Libraries-and-Executables/Symbol-versioning/Embedded-symbols",
      "Excerpt" : "Embedded symbols You can add specially-named symbols to input objects that cause the linker to create ... These symbols are of the form: name@version for a non-default version of a symbol.",
      "FirstSentences" : "Embedded symbols You can add specially-named symbols to input objects that cause the linker to create symbol versions. These symbols are of the form: name@version for a non-default version of a ..."
    }, {
      "title" : "Expression rules in scatter files",
      "uri" : "https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
      "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
      "clickUri" : "https://developer.arm.com/documentation/dui0803/k/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
      "excerpt" : "Expression rules in scatter files Expressions follow the C-Precedence rules. Expressions are made up of the following: Decimal or hexadecimal numbers.",
      "firstSentences" : "Expression rules in scatter files Expressions follow the C-Precedence rules. Expressions are made up of the following: Decimal or hexadecimal numbers. Arithmetic operators: +, -, \\/, *, ~, OR, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler armlink User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler armlink User Guide ",
          "document_number" : "dui0803",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "4708365",
          "sysurihash" : "ñTzX9ðJltbglrt1l",
          "urihash" : "ñTzX9ðJltbglrt1l",
          "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en",
          "systransactionid" : 1076442,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598543086000,
          "topparentid" : 4708365,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598612984000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670947270000,
          "permanentid" : "b971ded88e644a11835caeaa47fe4f714a150b37333b7120cc0fdf857de0",
          "syslanguage" : [ "English" ],
          "itemid" : "5f48e5f86e73485d721eac4e",
          "transactionid" : 1076442,
          "title" : "Arm Compiler armlink User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1670947270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
          "document_id" : "dui0803:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947270120525435,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670947262166,
          "syssize" : 4793,
          "sysdate" : 1670947270000,
          "haslayout" : "1",
          "topparent" : "4708365",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4708365,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0803/k/?lang=en",
          "modified" : 1655121025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947270120525435,
          "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler armlink User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Expression rules in scatter files ",
        "document_number" : "dui0803",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4708365",
        "sysurihash" : "6m1tsjhTEWGdyb4k",
        "urihash" : "6m1tsjhTEWGdyb4k",
        "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
        "systransactionid" : 1076442,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598543086000,
        "topparentid" : 4708365,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598612984000,
        "sysconcepts" : "Expression2 ; er2 ; ImageLimit ; er1 ; scatter files ; clarity ; parentheses ; precedence ; counterparts",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 4708365,
        "parentitem" : "5f48e5f86e73485d721eac4e",
        "concepts" : "Expression2 ; er2 ; ImageLimit ; er1 ; scatter files ; clarity ; parentheses ; precedence ; counterparts",
        "documenttype" : "html",
        "isattachment" : "4708365",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947269000,
        "permanentid" : "82c72d51de136a2a7966d78eca2216a0ab1c9ca44c98a2d99230a3290531",
        "syslanguage" : [ "English" ],
        "itemid" : "5f48e5fa6e73485d721eacfb",
        "transactionid" : 1076442,
        "title" : "Expression rules in scatter files ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947268000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0803:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947268996258629,
        "sysisattachment" : "4708365",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4708365,
        "size" : 1435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947262055,
        "syssize" : 1435,
        "sysdate" : 1670947268000,
        "haslayout" : "1",
        "topparent" : "4708365",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4708365,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947269000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0803/k/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files?lang=en",
        "modified" : 1655121025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947268996258629,
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
        "syscollection" : "default"
      },
      "Title" : "Expression rules in scatter files",
      "Uri" : "https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
      "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/Scatter-File-Syntax/Expression-evaluation-in-scatter-files/Expression-rules-in-scatter-files",
      "Excerpt" : "Expression rules in scatter files Expressions follow the C-Precedence rules. Expressions are made up of the following: Decimal or hexadecimal numbers.",
      "FirstSentences" : "Expression rules in scatter files Expressions follow the C-Precedence rules. Expressions are made up of the following: Decimal or hexadecimal numbers. Arithmetic operators: +, -, \\/, *, ~, OR, and ..."
    }, {
      "title" : "Command-line options used to control the generation of C++ exception tables",
      "uri" : "https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
      "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
      "clickUri" : "https://developer.arm.com/documentation/dui0803/k/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
      "excerpt" : "Command-line options used to control the generation of C++ exception tables You can control the generation of ... By default, or if the option --exceptions is specified, the image can contain ...",
      "firstSentences" : "Command-line options used to control the generation of C++ exception tables You can control the generation of C++ exception tables using command-line options. By default, or if the option -- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler armlink User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler armlink User Guide ",
          "document_number" : "dui0803",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "4708365",
          "sysurihash" : "ñTzX9ðJltbglrt1l",
          "urihash" : "ñTzX9ðJltbglrt1l",
          "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en",
          "systransactionid" : 1076442,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598543086000,
          "topparentid" : 4708365,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598612984000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; Release ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670947270000,
          "permanentid" : "b971ded88e644a11835caeaa47fe4f714a150b37333b7120cc0fdf857de0",
          "syslanguage" : [ "English" ],
          "itemid" : "5f48e5f86e73485d721eac4e",
          "transactionid" : 1076442,
          "title" : "Arm Compiler armlink User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1670947270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
          "document_id" : "dui0803:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947270120525435,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670947262166,
          "syssize" : 4793,
          "sysdate" : 1670947270000,
          "haslayout" : "1",
          "topparent" : "4708365",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4708365,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0803/k/?lang=en",
          "modified" : 1655121025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947270120525435,
          "uri" : "https://developer.arm.com/documentation/dui0803/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler armlink User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler armlink User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Command-line options used to control the generation of C++ exception tables ",
        "document_number" : "dui0803",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "4708365",
        "sysurihash" : "yaQHmñ2CVdrXdEKl",
        "urihash" : "yaQHmñ2CVdrXdEKl",
        "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
        "systransactionid" : 1076442,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598543086000,
        "topparentid" : 4708365,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598612984000,
        "sysconcepts" : "exceptions ; command-line options ; linker ; warning ; ARM Compiler ; diag ; present",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 4708365,
        "parentitem" : "5f48e5f86e73485d721eac4e",
        "concepts" : "exceptions ; command-line options ; linker ; warning ; ARM Compiler ; diag ; present",
        "documenttype" : "html",
        "isattachment" : "4708365",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670947268000,
        "permanentid" : "f1a1346a2f6162dbbf794bd8df1accd556cc5eaaf206dc081e6e2cd82d2b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f48e5f96e73485d721eac7a",
        "transactionid" : 1076442,
        "title" : "Command-line options used to control the generation of C++ exception tables ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1670947268000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
        "document_id" : "dui0803:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947268988896423,
        "sysisattachment" : "4708365",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4708365,
        "size" : 1016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670947262138,
        "syssize" : 1016,
        "sysdate" : 1670947268000,
        "haslayout" : "1",
        "topparent" : "4708365",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4708365,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947268000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0803/k/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables?lang=en",
        "modified" : 1655121025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947268988896423,
        "uri" : "https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
        "syscollection" : "default"
      },
      "Title" : "Command-line options used to control the generation of C++ exception tables",
      "Uri" : "https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
      "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/Image-Structure-and-Generation/Command-line-options-used-to-control-the-generation-of-C---exception-tables",
      "Excerpt" : "Command-line options used to control the generation of C++ exception tables You can control the generation of ... By default, or if the option --exceptions is specified, the image can contain ...",
      "FirstSentences" : "Command-line options used to control the generation of C++ exception tables You can control the generation of C++ exception tables using command-line options. By default, or if the option -- ..."
    } ],
    "totalNumberOfChildResults" : 327,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "--cpu=list ",
      "document_number" : "dui0803",
      "document_version" : "k",
      "content_type" : "User Guide",
      "systopparent" : "4708365",
      "sysurihash" : "JS17xqbNuS00KJRa",
      "urihash" : "JS17xqbNuS00KJRa",
      "sysuri" : "https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
      "systransactionid" : 1076442,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1598543086000,
      "topparentid" : 4708365,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598612984000,
      "sysconcepts" : "cpu ; architecture",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9" ],
      "attachmentparentid" : 4708365,
      "parentitem" : "5f48e5f86e73485d721eac4e",
      "concepts" : "cpu ; architecture",
      "documenttype" : "html",
      "isattachment" : "4708365",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1670947269000,
      "permanentid" : "4fda8bed393e546dbe11b5e20f2412be833f5a5f9120b97a687e3afd4a2a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f48e5fa6e73485d721ead37",
      "transactionid" : 1076442,
      "title" : "--cpu=list ",
      "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
      "date" : 1670947269000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Compilers and Libraries",
      "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Functional Safety", "Programming languages", "Software development", "Stack protection" ],
      "document_id" : "dui0803:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670947269028082596,
      "sysisattachment" : "4708365",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 4708365,
      "size" : 142,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0803/k/armlink-Command-line-Options/--cpu-list?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670947261976,
      "syssize" : 142,
      "sysdate" : 1670947269000,
      "haslayout" : "1",
      "topparent" : "4708365",
      "label_version" : "6.6.4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4708365,
      "navigationhierarchiescategories" : [ "Tools and Software products" ],
      "content_description" : "Arm Compiler armlink User Guide provides user information for the Arm linker, armlink. It describes the basic linker functionality, image structure, BPABI support, how to access image symbols, and how to use scatter files.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670947269000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0803/k/armlink-Command-line-Options/--cpu-list?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0803/k/armlink-Command-line-Options/--cpu-list?lang=en",
      "modified" : 1655121025000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670947269028082596,
      "uri" : "https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
      "syscollection" : "default"
    },
    "Title" : "--cpu=list",
    "Uri" : "https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
    "ClickUri" : "https://developer.arm.com/documentation/dui0803/k/armlink-Command-line-Options/--cpu-list?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0803/k/en/armlink-Command-line-Options/--cpu-list",
    "Excerpt" : "--cpu=list Lists the architecture and processor names that are supported by the --cpu=name option. Syntax --cpu=list --cpu=list ARM Compiler 6",
    "FirstSentences" : "--cpu=list Lists the architecture and processor names that are supported by the --cpu=name option. Syntax --cpu=list --cpu=list ARM Compiler 6"
  }, {
    "title" : "Upper Panel Palette Test Read",
    "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "excerpt" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the ... Figure 1.30. Upper Panel Palette Test Read register Bit Name Description 11-0 UPPalData Upper ...",
    "firstSentences" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the data in the location is the data in the Upper panel Palette at the corresponding address. Figure 1.30.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 100,
    "percentScore" : 22.501759,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Color LCD Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
      "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
      "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Color LCD Controller Data Sheet ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "AH0D3w3RcWZ4CwGb",
        "urihash" : "AH0D3w3RcWZ4CwGb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080827000,
        "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21ba88295d1e18d37493",
        "transactionid" : 863681,
        "title" : "AMBA Color LCD Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080827019638252,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1647,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648950,
        "syssize" : 1647,
        "sysdate" : 1649080827000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080827019638252,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Color LCD Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
      "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
      "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
    },
    "childResults" : [ {
      "title" : "Gray Scaler Test Read Row Phase Register",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "excerpt" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row ... Figure 1.28. GS Test Mode Read Row Accumulator register Bit Name Description 11-0 GSUTRDRAD GS ...",
      "firstSentences" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row Phase Accumulator is read, the data returned in this register is the data out of the Gray Scaler's Row Phase ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Color LCD Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Color LCD Controller Data Sheet ",
          "document_number" : "ddi0121",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4877362",
          "sysurihash" : "AH0D3w3RcWZ4CwGb",
          "urihash" : "AH0D3w3RcWZ4CwGb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206928422000,
          "topparentid" : 4877362,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373050000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080827000,
          "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e21ba88295d1e18d37493",
          "transactionid" : 863681,
          "title" : "AMBA Color LCD Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0121:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080827019638252,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1647,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080648950,
          "syssize" : 1647,
          "sysdate" : 1649080827000,
          "haslayout" : "1",
          "topparent" : "4877362",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877362,
          "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0121/d/?lang=en",
          "modified" : 1638971756000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080827019638252,
          "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Color LCD Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Gray Scaler Test Read Row Phase Register ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "tPGzSmtvjLj2SH5Y",
        "urihash" : "tPGzSmtvjLj2SH5Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "Gray Scaler Test Read Row Phase ; register",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877362,
        "parentitem" : "5e8e21ba88295d1e18d37493",
        "concepts" : "Gray Scaler Test Read Row Phase ; register",
        "documenttype" : "html",
        "isattachment" : "4877362",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080762000,
        "permanentid" : "b15e4c6729e39f39bc53e6c562c26a77a5141b8cf7597c3f5463fbf536df",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21bb88295d1e18d374ce",
        "transactionid" : 863680,
        "title" : "Gray Scaler Test Read Row Phase Register ",
        "products" : [ "AMBA" ],
        "date" : 1649080762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080762944857234,
        "sysisattachment" : "4877362",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877362,
        "size" : 679,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648950,
        "syssize" : 679,
        "sysdate" : 1649080762000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080762944857234,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
        "syscollection" : "default"
      },
      "Title" : "Gray Scaler Test Read Row Phase Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "Excerpt" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row ... Figure 1.28. GS Test Mode Read Row Accumulator register Bit Name Description 11-0 GSUTRDRAD GS ...",
      "FirstSentences" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row Phase Accumulator is read, the data returned in this register is the data out of the Gray Scaler's Row Phase ..."
    }, {
      "title" : "Module overview",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "excerpt" : "Asserted while the DRAM transaction is incomplete. ... The transfer will always be a supervisor mode. ... UPLcdData[3:0] is used for single-panel monochrome displays; UPLcdData is used for ...",
      "firstSentences" : "Module overview The LCD controller provides all the necessary control signals to interface directly to an ARM AMBA bus as a bus master controller. The LCD controller can operate in single-panel or ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Color LCD Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Color LCD Controller Data Sheet ",
          "document_number" : "ddi0121",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4877362",
          "sysurihash" : "AH0D3w3RcWZ4CwGb",
          "urihash" : "AH0D3w3RcWZ4CwGb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206928422000,
          "topparentid" : 4877362,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373050000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080827000,
          "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e21ba88295d1e18d37493",
          "transactionid" : 863681,
          "title" : "AMBA Color LCD Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0121:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080827019638252,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1647,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080648950,
          "syssize" : 1647,
          "sysdate" : 1649080827000,
          "haslayout" : "1",
          "topparent" : "4877362",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877362,
          "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0121/d/?lang=en",
          "modified" : 1638971756000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080827019638252,
          "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Color LCD Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Module overview ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "IMgE9GLu5pScgnHF",
        "urihash" : "IMgE9GLu5pScgnHF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "display modes ; bus ; controller ; master ; single-panel ; resolution ; FIFO ; panel ; pixel clocks ; dither logic ; signalling ; transfers ; palette entries ; system address ; transitions ; UPLcdData",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877362,
        "parentitem" : "5e8e21ba88295d1e18d37493",
        "concepts" : "display modes ; bus ; controller ; master ; single-panel ; resolution ; FIFO ; panel ; pixel clocks ; dither logic ; signalling ; transfers ; palette entries ; system address ; transitions ; UPLcdData",
        "documenttype" : "html",
        "isattachment" : "4877362",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080762000,
        "permanentid" : "9b6081fd94e601fea0f37157d5b8cf2826fc643f52afa8ed80c1223d9992",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21bb88295d1e18d37496",
        "transactionid" : 863680,
        "title" : "Module overview ",
        "products" : [ "AMBA" ],
        "date" : 1649080762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080762869785173,
        "sysisattachment" : "4877362",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877362,
        "size" : 9767,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648919,
        "syssize" : 9767,
        "sysdate" : 1649080762000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 418,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080762869785173,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
        "syscollection" : "default"
      },
      "Title" : "Module overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "Excerpt" : "Asserted while the DRAM transaction is incomplete. ... The transfer will always be a supervisor mode. ... UPLcdData[3:0] is used for single-panel monochrome displays; UPLcdData is used for ...",
      "FirstSentences" : "Module overview The LCD controller provides all the necessary control signals to interface directly to an ARM AMBA bus as a bus master controller. The LCD controller can operate in single-panel or ..."
    }, {
      "title" : "Input FIFO",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "excerpt" : "When the counter wraps around to zero, the data input from the DMA is switched back to the FIFO. ... When four entries are read, a service request is issued to the DMA. Input FIFO AMBA",
      "firstSentences" : "Input FIFO Data from the LCD's DMA is directed either to the palette or the input FIFO. The direction of data flow is switched whenever the LCD controller is first enabled by each frame pulse.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 100,
      "percentScore" : 22.501759,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Color LCD Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Color LCD Controller Data Sheet ",
          "document_number" : "ddi0121",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4877362",
          "sysurihash" : "AH0D3w3RcWZ4CwGb",
          "urihash" : "AH0D3w3RcWZ4CwGb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206928422000,
          "topparentid" : 4877362,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373050000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080827000,
          "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e21ba88295d1e18d37493",
          "transactionid" : 863681,
          "title" : "AMBA Color LCD Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0121:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080827019638252,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1647,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080648950,
          "syssize" : 1647,
          "sysdate" : 1649080827000,
          "haslayout" : "1",
          "topparent" : "4877362",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877362,
          "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0121/d/?lang=en",
          "modified" : 1638971756000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080827019638252,
          "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Color LCD Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Input FIFO ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "gBdeFVfO74PdYY6z",
        "urihash" : "gBdeFVfO74PdYY6z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "input FIFO ; pixels ; frame ; palette ; DMA ; controller ; pulse ; entries ; dither logic ; four-word blast ; holding latch ; passive mode ; half-words ; bits-per-pixel",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877362,
        "parentitem" : "5e8e21ba88295d1e18d37493",
        "concepts" : "input FIFO ; pixels ; frame ; palette ; DMA ; controller ; pulse ; entries ; dither logic ; four-word blast ; holding latch ; passive mode ; half-words ; bits-per-pixel",
        "documenttype" : "html",
        "isattachment" : "4877362",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080762000,
        "permanentid" : "4ad9ef43d313f8d4eb2609290b33e76bf4668c9bda5a5727d45a6170526f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21bb88295d1e18d374a1",
        "transactionid" : 863680,
        "title" : "Input FIFO ",
        "products" : [ "AMBA" ],
        "date" : 1649080762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080762791375760,
        "sysisattachment" : "4877362",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877362,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648938,
        "syssize" : 1866,
        "sysdate" : 1649080762000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080762791375760,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
        "syscollection" : "default"
      },
      "Title" : "Input FIFO",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "Excerpt" : "When the counter wraps around to zero, the data input from the DMA is switched back to the FIFO. ... When four entries are read, a service request is issued to the DMA. Input FIFO AMBA",
      "FirstSentences" : "Input FIFO Data from the LCD's DMA is directed either to the palette or the input FIFO. The direction of data flow is switched whenever the LCD controller is first enabled by each frame pulse."
    } ],
    "totalNumberOfChildResults" : 65,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Upper Panel Palette Test Read ",
      "document_number" : "ddi0121",
      "document_version" : "d",
      "content_type" : "Datasheet",
      "systopparent" : "4877362",
      "sysurihash" : "EEOBXñbABx7B4eFi",
      "urihash" : "EEOBXñbABx7B4eFi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
      "systransactionid" : 863680,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206928422000,
      "topparentid" : 4877362,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373050000,
      "sysconcepts" : "panel Palette",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4877362,
      "parentitem" : "5e8e21ba88295d1e18d37493",
      "concepts" : "panel Palette",
      "documenttype" : "html",
      "isattachment" : "4877362",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080763000,
      "permanentid" : "918720021ca19af029d8cc3d11db7a133afc1b33903c38576ca993459158",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e21bb88295d1e18d374d0",
      "transactionid" : 863680,
      "title" : "Upper Panel Palette Test Read ",
      "products" : [ "AMBA" ],
      "date" : 1649080762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0121:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080763000080188,
      "sysisattachment" : "4877362",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4877362,
      "size" : 575,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080648919,
      "syssize" : 575,
      "sysdate" : 1649080762000,
      "haslayout" : "1",
      "topparent" : "4877362",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4877362,
      "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
      "wordcount" : 37,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080763000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
      "modified" : 1638971756000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080763000080188,
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
      "syscollection" : "default"
    },
    "Title" : "Upper Panel Palette Test Read",
    "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "Excerpt" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the ... Figure 1.30. Upper Panel Palette Test Read register Bit Name Description 11-0 UPPalData Upper ...",
    "FirstSentences" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the data in the location is the data in the Upper panel Palette at the corresponding address. Figure 1.30."
  } ]
}