v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N 0 -90 20 -90 {lab=vin_p}
N 0 -70 20 -70 {lab=vin_n}
N 0 -50 20 -50 {lab=rst_latch}
N 160 -90 180 -90 {lab=vdd}
N 160 -70 180 -70 {lab=out_p}
N 160 -50 180 -50 {lab=out_n}
N 160 -30 180 -30 {lab=comp_done}
N 160 -10 180 -10 {lab=vss}
N -150 -380 -150 -370 {lab=vdd}
N -150 -310 -150 -300 {lab=0}
N -80 -380 -80 -370 {lab=vin_p}
N -80 -310 -80 -300 {lab=0}
N -10 -380 -10 -370 {lab=vin_n}
N -10 -310 -10 -300 {lab=0}
N 60 -380 60 -370 {lab=rst_latch}
N 60 -310 60 -300 {lab=0}
C {title.sym} 160 100 0 0 {name=l1 author="Berkah Saluyu"}
C {sar_adc/blocks/comparator/strongarm_comp.sym} 20 0 0 0 {name=x1}
C {vsource.sym} -150 -340 0 0 {name=Vvdd value=3.3}
C {vdd.sym} -150 -380 0 0 {name=l_vdd1 lab=vdd}
C {gnd.sym} -150 -300 0 0 {name=l_gnd1 lab=0}
C {vsource.sym} -80 -340 0 0 {name=Vp value="pwl(0 0.8025 7n 0.8025 7.1n 0.7975 17n 0.7975 17.1n 2.5025 27n 2.5025 27.1n 2.4975 40n 2.4975)"}
C {gnd.sym} -80 -300 0 0 {name=l_gnd2 lab=0}
C {lab_wire.sym} -80 -380 0 0 {name=l_vp lab=vin_p}
C {vsource.sym} -10 -340 0 0 {name=Vn value="pwl(0 0.7975 7n 0.7975 7.1n 0.8025 17n 0.8025 17.1n 2.4975 27n 2.4975 27.1n 2.5025 40n 2.5025)"}
C {gnd.sym} -10 -300 0 0 {name=l_gnd3 lab=0}
C {lab_wire.sym} -10 -380 0 0 {name=l_vn lab=vin_n}
C {vsource.sym} 60 -340 0 0 {name=Vrst value="pulse(0 3.3 1n 100p 100p 4n 10n)"}
C {gnd.sym} 60 -300 0 0 {name=l_gnd4 lab=0}
C {lab_wire.sym} 60 -380 0 0 {name=l_vrst lab=rst_latch}
C {lab_wire.sym} 0 -90 0 0 {name=l_inp lab=vin_p}
C {lab_wire.sym} 0 -70 0 0 {name=l_inn lab=vin_n}
C {lab_wire.sym} 0 -50 0 0 {name=l_inrst lab=rst_latch}
C {vdd.sym} 180 -90 0 0 {name=l_vdd2 lab=vdd}
C {gnd.sym} 180 -10 0 0 {name=l_gnd5 lab=0}
C {lab_wire.sym} 180 -70 0 0 {name=l_outp lab=out_p}
C {lab_wire.sym} 180 -50 0 0 {name=l_outn lab=out_n}
C {lab_wire.sym} 180 -30 0 0 {name=l_done lab=comp_done}
C {code_shown.sym} 110 -200 0 0 {name=s1 only_toplevel=true
value=".include /foss/pdks/ciel/gf180mcu/versions/7b70722e33c03fcb5dabcf4d479fb0822d9251c9/gf180mcuD/libs.tech/ngspice/design.ngspice
.lib /foss/pdks/ciel/gf180mcu/versions/7b70722e33c03fcb5dabcf4d479fb0822d9251c9/gf180mcuD/libs.tech/ngspice/sm141064.ngspice typical
.control
save v(vin_p) v(vin_n) v(rst_latch) v(out_p) v(out_n) v(comp_done)
tran 10p 40n
.endc"}
