
---------- Begin Simulation Statistics ----------
simSeconds                                   9.743122                       # Number of seconds simulated (Second)
simTicks                                 9743122085000                       # Number of ticks simulated (Tick)
finalTick                                9743122085000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  29949.03                       # Real time elapsed on the host (Second)
hostTickRate                                325323453                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8843980                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1999010676                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    33390                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      66747                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      19486244171                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2099002314                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      211                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2098366198                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2491                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             99991848                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         215040377                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  94                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         19486159864                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.107685                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.437758                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0               17869250823     91.70%     91.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                1410041789      7.24%     98.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  49190085      0.25%     99.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  71644440      0.37%     99.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  73207105      0.38%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1968610      0.01%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   5454766      0.03%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3607115      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1795131      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           19486159864                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  118584      3.24%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    149      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     74      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     19      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    74      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  408      0.01%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  14167      0.39%      3.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9887      0.27%      3.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                62      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite          3515644     96.08%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16127      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     902197704     43.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          382      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         60613      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          145      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          234      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2304      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1447      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           30      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          241      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1489      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2752      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       770963      0.04%     43.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       330061      0.02%     43.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1742      0.00%     43.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite   1194979964     56.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2098366198                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.107684                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3659068                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001744                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              21293050363                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               947750185                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       903300396                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                2393503456                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               1251244523                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses       1142259031                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   903499195                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                   1198509944                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        2098326888                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        763243                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     39310                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                         1196070395                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      150122806                       # Number of branches executed (Count)
system.cpu.numStoreInsts                   1195307152                       # Number of stores executed (Count)
system.cpu.numRate                           0.107682                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             931                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           84307                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1999010676                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              19.486244                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         19.486244                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.051318                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.051318                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 2102304371                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 603010171                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                  1195018831                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      12949                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   751219721                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  600958297                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1496414043                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      117                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         848148                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores    1195322138                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        28744                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        28739                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               155614054                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         155495936                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23480                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            155233346                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               155229540                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999975                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   29172                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5512                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3874                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1638                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          355                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        87682113                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22654                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  19473645295                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.102652                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.409966                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     17936161437     92.10%     92.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1      1268691570      6.51%     98.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       113061807      0.58%     99.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3       142816716      0.73%     99.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1876650      0.01%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         5446617      0.03%     99.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1837191      0.01%     99.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           43943      0.00%     99.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3709364      0.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  19473645295                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1999010676                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                  1139629544                       # Number of memory references committed (Count)
system.cpu.commit.loads                        622848                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  143052546                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                 1138743103                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1998972008                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 18379                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        11753      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    859304549     42.99%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          347      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        56057      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          117      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          208      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         2304      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1390      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           30      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          214      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1427      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2736      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     42.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       621248      0.03%     43.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       276718      0.01%     43.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1600      0.00%     43.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite   1138729978     56.96%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1999010676                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3709364                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      997287770                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         997287770                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     997287770                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        997287770                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    142403171                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       142403171                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    142403171                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      142403171                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 8722150993464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 8722150993464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 8722150993464                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 8722150993464                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data   1139690941                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    1139690941                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   1139690941                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   1139690941                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.124949                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.124949                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.124949                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.124949                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61249.696423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61249.696423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61249.696423                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61249.696423                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        35423                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          739                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          735                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      48.194558                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    61.583333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    142344716                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         142344716                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        38614                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         38614                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        38614                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        38614                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    142364557                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    142364557                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    142364557                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    142364557                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 8577463258464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 8577463258464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 8577463258464                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 8577463258464                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.124915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.124915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.124915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.124915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60249.990863                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60249.990863                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60249.990863                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60249.990863                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              142364044                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       625854                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          625854                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        58407                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         58407                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3747768000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3747768000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       684261                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       684261                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.085358                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.085358                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 64166.418409                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 64166.418409                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        38600                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        38600                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        19807                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        19807                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1405617500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1405617500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.028947                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.028947                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 70965.693947                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 70965.693947                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    996661916                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      996661916                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data    142344764                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total    142344764                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 8718403225464                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 8718403225464                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data   1139006680                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total   1139006680                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.124973                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.124973                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61248.499632                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61248.499632                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           14                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data    142344750                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total    142344750                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 8576057640964                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 8576057640964                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124973                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.124973                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60248.499793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60248.499793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.998568                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           1139652326                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          142364556                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.005169                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.998568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          143                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          369                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         9259892084                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        9259892084                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 93531563                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           19119458974                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  18449374                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             252938794                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1781159                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            149926083                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1699                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2109804631                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5407                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          309926507                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1090932082                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   155614054                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          155262586                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   19174443489                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3565668                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  904                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          6090                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 309865053                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5849                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        19486159864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.111902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.780575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              18996425315     97.49%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    90369      0.00%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                151217342      0.78%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   150104      0.00%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                182727115      0.94%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    66876      0.00%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 48731340      0.25%     99.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    76889      0.00%     99.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                106674514      0.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          19486159864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.007986                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.055985                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      309863063                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         309863063                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     309863063                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        309863063                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1990                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1990                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1990                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1990                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    121942000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    121942000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    121942000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    121942000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    309865053                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     309865053                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    309865053                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    309865053                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61277.386935                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61277.386935                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61277.386935                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61277.386935                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          204                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          990                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               990                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          488                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           488                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          488                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          488                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1502                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1502                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     97380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     97380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     97380500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     97380500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64833.888149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64833.888149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64833.888149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64833.888149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    990                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    309863063                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       309863063                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1990                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1990                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    121942000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    121942000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    309865053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    309865053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61277.386935                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61277.386935                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          488                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          488                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1502                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1502                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     97380500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     97380500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64833.888149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64833.888149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.998154                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            309864565                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1502                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           206301.308256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.998154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2478921926                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2478921926                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.reusedInsts                     637919                       # Number of instructions reused (Cycle)
system.cpu.iew.reusedFloatInsts                  6999                       # Number of float instructions reused (Cycle)
system.cpu.iew.reusedIntInsts                  630920                       # Number of int instructions reused (Cycle)
system.cpu.iew.reusedVecInsts                       0                       # Number of vector instructions reused (Cycle)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1781159                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   11867154                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               7485554161                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2099002525                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  642                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   848148                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts              1195322138                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   151                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      8191                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               7487295250                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            359                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          12362                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11583                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23945                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               2098304912                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              2045559427                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 728096572                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 908611616                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.104975                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.801329                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       74029                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  225300                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  350                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 359                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               56315442                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    676                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             622848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.038746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            39.450154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 575576     92.41%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  850      0.14%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  496      0.08%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  307      0.05%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  307      0.05%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  299      0.05%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  489      0.08%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1401      0.22%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1993      0.32%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1934      0.31%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              10152      1.63%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3746      0.60%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1188      0.19%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4650      0.75%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2048      0.33%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3596      0.58%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              10190      1.64%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1590      0.26%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                298      0.05%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                100      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 50      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 70      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                107      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 73      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 62      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                106      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 61      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 56      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 61      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 71      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              921      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               622848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  759854                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses              1195307168                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      5280                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                  54958837                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               309865978                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1133                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1781159                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                177856951                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              7497612667                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3520                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 185289895                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles           11623615672                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2100906783                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 14786                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 615252                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 170425                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents            11622817564                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             251                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2257812768                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  8252635328                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2103825377                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                1196764252                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2148679649                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                109133111                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     142                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 126                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                1660619613                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      21533772068                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4185900659                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1999010676                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples 142345691.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1499.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples 142364454.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000351732750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      8896595                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      8896595                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           420345257                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState          133924241                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                   142366058                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                  142345703                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                 142366058                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                142345703                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    105                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    12                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6             142366058                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6            142345703                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0               142358064                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                8896518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                8896584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                8896605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                8896606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                8896603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                8896604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                8896600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                8896606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                8896602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                8896617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                8896609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                8896602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                8896604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                8896602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                8896596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                8896595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      8896595                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.002296                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.000575                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      0.782142                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31        8896435    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            58      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            29      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           18      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           11      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       8896595                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      8896595                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.000017                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000016                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.005600                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          8896503    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               37      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               52      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       8896595                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6720                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              9111427712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           9110124992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              935165097.23587239                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              935031390.60789061                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  9743122081000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      34221.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        95936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   9111325056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   9110122944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9846.535757536903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 935154560.982800245285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 935031180.408328056335                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1501                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data    142364557                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks    142345703                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     48602750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 4125327345250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 241549618130750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32380.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28977.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1696922.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        96064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   9111331584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     9111427648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        96064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        96064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   9110061824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   9110061824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1501                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data    142364556                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total       142366057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks    142344716                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total      142344716                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           9860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      935155231                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         935165091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         9860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          9860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    935024907                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        935024907                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    935024907                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          9860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     935155231                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1870189998                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts            142365953                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts           142345671                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      8898005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      8898964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      8898840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      8897639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      8897828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      8897421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      8897730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      8897576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      8897382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      8897629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      8898623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      8898419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      8897295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      8897367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      8897752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      8897483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      8896557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      8896935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      8897077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      8896916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      8896566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      8896568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      8896544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      8896448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      8896638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      8896675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      8896487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      8896416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      8896326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      8896477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      8896573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      8896468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            1456014329250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          711829765000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       4125375948000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10227.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28977.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits           132316099                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits          132336409                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     20059114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   908.392220                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   837.086612                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   249.714838                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       234820      1.17%      1.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       472070      2.35%      3.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      1251474      6.24%      9.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       278298      1.39%     11.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       168376      0.84%     11.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767      1140983      5.69%     17.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       497907      2.48%     20.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       527028      2.63%     22.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151     15488158     77.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     20059114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            9111420992                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         9110122944                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              935.164408                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              935.031180                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     71614557000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     38064039750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   508253781420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  371526249420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 769113783360.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2916979898580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1284954755520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5960507065050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   611.765614                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3271035859750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 325344240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 6146741985250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     71607531240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     38060297880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   508239123000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  371518153200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 769113783360.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2916917480730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1285007317920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5960463687330                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   611.761162                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3271169252750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 325344240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 6146608592250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               21309                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty     142344716                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           990                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             19328                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq          142344750                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp         142344749                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1502                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          19807                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         3993                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         3993                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    427093157                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total    427093157                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               427097150                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       159424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       159424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port  18221393408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total  18221393408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              18221552832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          142366059                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000000                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.000290                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                142366047    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       12      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            142366059                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 9743122085000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        854118450500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            8001000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       750647470250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      284731093                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    142365034                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
