
---------- Begin Simulation Statistics ----------
final_tick                               2565036995952                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52190                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383300                       # Number of bytes of host memory used
host_op_rate                                    60824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102331.79                       # Real time elapsed on the host
host_tick_rate                               15574171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5340688815                       # Number of instructions simulated
sim_ops                                    6224267299                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.593733                       # Number of seconds simulated
sim_ticks                                1593732786222                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   323                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10206773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20413547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.486107                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       217610378                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    596419831                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1069046                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    523322097                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21665222                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21666192                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          970                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       637265834                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32096443                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         967878831                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        873726468                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1068619                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          623178353                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     238431784                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     47606474                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     65102745                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3340688814                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3897101204                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3813248102                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.021990                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.208001                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2707285107     71.00%     71.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    445246470     11.68%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    159484408      4.18%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     75296213      1.97%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     56606914      1.48%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     47193661      1.24%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     48777769      1.28%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     34925776      0.92%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    238431784      6.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3813248102                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     31913061                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3571557019                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             817071098                       # Number of loads committed
system.switch_cpus.commit.membars            58184542                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2276453910     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     90633782      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    817071098     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    712942414     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3897101204                       # Class of committed instruction
system.switch_cpus.commit.refs             1530013512                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         177536198                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3340688814                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3897101204                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.144046                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.144046                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3122933403                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           432                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    214875965                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3978092678                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        152455948                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         400717348                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1129889                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           475                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     144663746                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           637265834                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         423414331                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3396436138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3429975525                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2260632                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166741                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    424333835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    271372043                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.897453                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3821900336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.048716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.422996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3068489757     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        101336167      2.65%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51518129      1.35%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         75274340      1.97%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         86041121      2.25%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         44885064      1.17%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51046249      1.34%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         43451063      1.14%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        299858446      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3821900336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1399710                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        627751901                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.053878                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1634870046                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          719677340                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       179176353                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     833401037                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     47772750                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    728338107                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3961853734                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     915192706                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       841092                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4027816551                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3886707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     449030672                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1129889                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     453179045                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           42                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     73758699                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       107543                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     87764991                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     16329917                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     15395665                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       107543                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       147287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1252423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3555019039                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3938894011                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594649                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2113986989                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.030611                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3939239325                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4802524693                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2752486134                       # number of integer regfile writes
system.switch_cpus.ipc                       0.874091                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874091                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2302520986     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     90694531      2.25%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    915461043     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    719981081     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4028657644                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            91568756                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022729                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3988404      4.36%      4.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         149819      0.16%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       44320520     48.40%     52.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      43110013     47.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3851692710                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  11444635676                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3757822462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3823172758                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3914080983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4028657644                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     47772751                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     64752449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        45646                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       166277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     56304626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3821900336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054098                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.878304                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2509113132     65.65%     65.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    411409386     10.76%     76.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    233527959      6.11%     82.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    171372771      4.48%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    180520984      4.72%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    122117785      3.20%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    102566630      2.68%     97.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     42172126      1.10%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     49099563      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3821900336                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054098                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      268533690                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    526194349                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    181071549                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    203540929                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     68699568                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     86532956                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    833401037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    728338107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5349769225                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      190424604                       # number of misc regfile writes
system.switch_cpus.numCycles               3821901166                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1325355256                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3738899326                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       35006161                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        217013537                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      207217575                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2250107                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6261885446                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3966900294                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3804068240                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         475940707                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       89755885                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1129889                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     431072745                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         65168842                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4746485897                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1371388188                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     58518710                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         830773433                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     47772755                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    126893354                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7537016068                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7933070335                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        120547056                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        60528057                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10206776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10206775                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20413552                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10206777                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10206129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3911480                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6295292                       # Transaction distribution
system.membus.trans_dist::ReadExReq               646                       # Transaction distribution
system.membus.trans_dist::ReadExResp              646                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10206129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     15465049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     15155273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30620322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30620322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    911871616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    895265024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1807136640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1807136640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10206775                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10206775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10206775                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31001992195                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30542742065                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        95707737400                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2565036995952                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10206130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7822962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16502071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             646                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10206098                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30620232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30620328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1807132928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1807141120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14118289                       # Total snoops (count)
system.tol2bus.snoopTraffic                 500669440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24325065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419599                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493494                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14118286     58.04%     58.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10206777     41.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24325065                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15036856536                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21281061240                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    659840384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         659842432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    252029184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      252029184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5155003                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5155019                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1968978                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1968978                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414021968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414023253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158137667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158137667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158137667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414021968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           572160919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3937956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10310006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000123019978                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       227747                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       227747                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           17578037                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3721174                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5155019                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1968978                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10310038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3937956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1736172                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1044662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           372832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           609494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           898762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           640576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           374814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           485566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           464886                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           238260                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          227926                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          175622                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          371910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          404200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          962622                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1301734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           661120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           671450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            61980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           268580                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           661218                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           330624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           63284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          557899                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          661128                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                194742035564                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               51550190000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           388055248064                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18888.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37638.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7568848                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3564011                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.50                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10310038                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3937956                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4352163                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4352644                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 802812                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 802346                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                140783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                146399                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                225254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                227102                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                227804                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                227860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                227845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                227772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                227848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                227934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                227842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                228469                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                228518                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                227886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                227877                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                227801                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                227756                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                227747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  7444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3115100                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   292.725308                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   218.469769                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   266.802673                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        23495      0.75%      0.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1704035     54.70%     55.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       580561     18.64%     74.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       283053      9.09%     83.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       111766      3.59%     86.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        77513      2.49%     89.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        52187      1.68%     90.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        51928      1.67%     92.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       230562      7.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3115100                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       227747                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.269575                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.843363                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.953705                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23            6      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2776      1.22%      1.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        11226      4.93%      6.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        36720     16.12%     22.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        26623     11.69%     33.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        41644     18.29%     52.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        20619      9.05%     61.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        28822     12.66%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        19754      8.67%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        10987      4.82%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         9701      4.26%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         6145      2.70%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         4085      1.79%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          522      0.23%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         1758      0.77%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83         6151      2.70%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          207      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::124-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       227747                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       227747                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.290805                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.261991                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.989703                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           81483     35.78%     35.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            4378      1.92%     37.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          136795     60.06%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            4361      1.91%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             727      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       227747                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             659842432                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              252027456                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              659842432                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           252029184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      414.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1593732643191                       # Total gap between requests
system.mem_ctrls0.avgGap                    223713.27                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    659840384                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    252027456                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1285.033487235245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 414021967.612384378910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158136582.354837536812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10310006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3937956                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1248788                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 388053999276                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 38246267818927                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39024.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37638.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9712213.09                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9257167080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4920282015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        29610722400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6697035540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    125807588400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    587668935240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    117113459040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      881075189715                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       552.837463                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 298857583484                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  53218100000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1241657102738                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12984704040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6901522485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        44002948920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       13858953840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    125807588400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    656922462360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     58795519200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      919273699245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.805414                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 146855216055                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  53218100000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1393659470167                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    646622848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         646624768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    248640256                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      248640256                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5051741                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5051756                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1942502                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1942502                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    405728522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            405729727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156011257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156011257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156011257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    405728522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           561740984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3885004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10103482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000111772248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       222164                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       222164                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17297213                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3670801                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5051756                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1942502                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10103512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3885004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1663848                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           983312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           278920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           785120                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           867830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           599228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           231390                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           289266                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           331224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           247938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          475628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          371908                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          402894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          361580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          922032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1291394                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           661120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           661766                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           278910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           661214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           320292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           30996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          557906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          661129                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.41                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                178188803878                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               50517560000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           367629653878                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17636.32                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36386.32                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7511148                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3525670                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.34                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.75                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10103512                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3885004                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4368965                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4369055                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 682781                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 682692                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                155048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                161269                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                218386                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                221691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                222236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                222211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                224302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                225472                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                223382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                222270                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                222331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                222338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                222538                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                222840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                222566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                222215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                222210                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                222166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  9496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2951674                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   303.306774                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   224.858010                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   275.183467                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16344      0.55%      0.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1576398     53.41%     53.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       537655     18.22%     72.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       303545     10.28%     82.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        88815      3.01%     85.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        82153      2.78%     88.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        55109      1.87%     90.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        48429      1.64%     91.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       243226      8.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2951674                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       222164                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.477683                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.967458                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.186476                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        17340      7.81%      7.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        62991     28.35%     36.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        61813     27.82%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        35783     16.11%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        26669     12.00%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         8408      3.78%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         5375      2.42%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3783      1.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       222164                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       222164                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.487005                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.461431                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.932539                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           58768     26.45%     26.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            5309      2.39%     28.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          150294     67.65%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            6831      3.07%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             841      0.38%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             121      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       222164                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             646624768                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              248638912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              646624768                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           248640256                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      405.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   405.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.39                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1593732581892                       # Total gap between requests
system.mem_ctrls1.avgGap                    227863.00                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    646622848                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    248638912                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1204.718894283042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 405728522.114953994751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156010414.135613858700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10103482                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3885004                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1181784                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 367628472094                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 37586401658300                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39392.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36386.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9674739.50                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9365073900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4977651030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        31448829720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6525161820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    125807588400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    614475319320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     94540427520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      887140051710                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.642907                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 240174975463                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  53218100000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1300339710759                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11709899880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6223951800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        40690245960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       13754449440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    125807588400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    646638555420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     67455650880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      912280341780                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.417377                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 169636273234                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  53218100000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1370878412988                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10206744                       # number of demand (read+write) misses
system.l2.demand_misses::total               10206775                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10206744                       # number of overall misses
system.l2.overall_misses::total              10206775                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2845191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 900736393521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     900739238712                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2845191                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 900736393521                       # number of overall miss cycles
system.l2.overall_miss_latency::total    900739238712                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10206744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10206776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10206744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10206776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91780.354839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88249.141305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88249.152030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91780.354839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88249.141305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88249.152030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3911480                       # number of writebacks
system.l2.writebacks::total                   3911480                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10206744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10206775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10206744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10206775                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2579448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 813535065448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 813537644896                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2579448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 813535065448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813537644896                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        83208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79705.640256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79705.650893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        83208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79705.640256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79705.650893                       # average overall mshr miss latency
system.l2.replacements                       14118289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3911482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3911482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3911482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3911482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6295260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6295260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 646                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     52587870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52587870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81405.371517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81405.371517                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     47053432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     47053432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72838.130031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72838.130031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2845191                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2845191                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91780.354839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91780.354839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2579448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2579448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        83208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        83208                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data     10206098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10206098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 900683805651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 900683805651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10206098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10206098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88249.574485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88249.574485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10206098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10206098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 813488012016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 813488012016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79706.074938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79706.074938                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                    14118322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14118321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.862708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    23.137208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.276960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.723038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 340735089                       # Number of tag accesses
system.l2.tags.data_accesses                340735089                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1593732786222                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    423414284                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2425514072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    423414284                       # number of overall hits
system.cpu.icache.overall_hits::total      2425514072                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3935229                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3935229                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3935229                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3935229                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    423414330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2425514927                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    423414330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2425514927                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85548.456522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4602.607018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85548.456522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4602.607018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2894814                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2894814                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2894814                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2894814                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90462.937500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90462.937500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90462.937500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90462.937500                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    423414284                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2425514072                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3935229                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3935229                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    423414330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2425514927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85548.456522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4602.607018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2894814                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2894814                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90462.937500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90462.937500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.846952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2425514913                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2884084.319857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.994653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.852299                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94595082994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94595082994                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1361384149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2181518395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1361384149                       # number of overall hits
system.cpu.dcache.overall_hits::total      2181518395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     21848856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30890919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     21848856                       # number of overall misses
system.cpu.dcache.overall_misses::total      30890919                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1464958401141                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1464958401141                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1464958401141                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1464958401141                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1383233005                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2212409314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1383233005                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2212409314                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67049.661600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47423.594006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67049.661600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47423.594006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       126439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   112.992851                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9822269                       # number of writebacks
system.cpu.dcache.writebacks::total           9822269                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     11642758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11642758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     11642758                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11642758                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10206098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10206098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10206098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10206098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 913542484788                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 913542484788                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 913542484788                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 913542484788                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004613                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89509.476079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89509.476079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89509.476079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89509.476079                       # average overall mshr miss latency
system.cpu.dcache.replacements               19250387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    696050473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1125295844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     21846272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26915311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1464733259511                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1464733259511                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    717896745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1152211155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67047.286581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54420.075603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     11640820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11640820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10205452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10205452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 913489088772                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 913489088772                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89509.909877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89509.909877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    665333676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1056222551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3975608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    225141630                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    225141630                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    665336260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1060198159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87129.113777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    56.630742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          646                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          646                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     53396016                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53396016                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82656.371517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82656.371517                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     47605843                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     71791809                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          646                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2482                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     60438312                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     60438312                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     47606489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     71794291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 93557.758514                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24350.649476                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          646                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          646                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     59899548                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     59899548                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 92723.758514                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 92723.758514                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     47606151                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     71793953                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     47606151                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     71793953                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2565036995952                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999470                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2344354800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19250643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.780597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   130.492370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   125.507100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.509736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.490262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       75411172499                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      75411172499                       # Number of data accesses

---------- End Simulation Statistics   ----------
