#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 21 15:14:01 2023
# Process ID: 1372
# Current directory: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9800 C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.xpr
# Log file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado.log
# Journal file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'VGA_source.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
VGA_source_inverter_rtl_0_1

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 928.121 ; gain = 297.895
open_bd_design {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- xilinx.com:module_ref:mux_video:1.0 - mux_video_0
Adding component instance block -- xilinx.com:user:inverter_rtl:1.0 - inverter_rtl_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/active_video_out(undef) and /c_counter_binary_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/hsync_out(undef) and /c_counter_binary_0/SCLR(rst)
Successfully read diagram <VGA_source> from BD file <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1418.363 ; gain = 0.000
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:inverter_rtl:1.0 [get_ips  VGA_source_inverter_rtl_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_inverter_rtl_0_1 (inverter_rtl 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4698] Upgrade has added port 'VidOrig_nVideoInv'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'VGA_source_inverter_rtl_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'VGA_source_inverter_rtl_0_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_inverter_rtl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/inverter_rtl_0/VidOrig_nVideoInv

Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_rtl_0 .
Exporting to file C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_inverter_rtl_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd]
launch_runs -jobs 4 VGA_source_inverter_rtl_0_1_synth_1
[Tue Nov 21 15:15:16 2023] Launched VGA_source_inverter_rtl_0_1_synth_1...
Run output will be captured here: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/VGA_source_inverter_rtl_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd] -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.ip_user_files -ipstatic_source_dir C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.cache/compile_simlib/modelsim} {questa=C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.cache/compile_simlib/questa} {riviera=C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.cache/compile_simlib/riviera} {activehdl=C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 21 15:15:44 2023] Launched VGA_source_inverter_rtl_0_1_synth_1, synth_1...
Run output will be captured here:
VGA_source_inverter_rtl_0_1_synth_1: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/VGA_source_inverter_rtl_0_1_synth_1/runme.log
synth_1: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/synth_1/runme.log
[Tue Nov 21 15:15:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1418.363 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B186DF
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2494.441 ; gain = 1076.078
set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 15:20:31 2023...
