{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx.v@121:131@HdlIdDef", "reg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx.v@117:127", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@113:123", "reg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0] temp_eth_payload_tkeep_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@110:120", "reg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [63:0]  output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@114:124", "reg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0] temp_eth_payload_tkeep_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@117:127", "\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0] temp_eth_payload_tkeep_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@124:134", "\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@118:128", "reg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@123:133", "reg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@111:121", "reg [15:0] output_eth_type_reg = 0;\nreg [63:0]  output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@120:130", "reg [7:0]  output_eth_payload_tdata_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@114:124", "reg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0] temp_eth_payload_tkeep_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@120:130", "reg [7:0]  output_eth_payload_tdata_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@113:123", "reg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0] temp_eth_payload_tkeep_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@121:131", "reg output_eth_payload_tvalid_reg = 0;\nreg output_eth_payload_tlast_reg = 0;\nreg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@116:126", "reg output_eth_payload_tuser_reg = 0;\n\nreg busy_reg = 0, busy_next;\nreg frame_error_reg = 0, frame_error_next;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0] temp_eth_payload_tkeep_reg = 0;\nreg temp_eth_payload_tlast_reg = 0;\nreg temp_eth_payload_tuser_reg = 0;\n\nreg [63:0] save_axis_tdata_reg = 0;\n"]], "Diff Content": {"Delete": [[126, "reg frame_error_reg = 0, frame_error_next;\n"]], "Add": [[126, "reg error_header_early_termination_reg = 0, error_header_early_termination_next;\n"]]}}