/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [20:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [24:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_7z ? celloutsig_0_4z[3] : celloutsig_0_1z[2];
  assign celloutsig_1_1z = ~(in_data[121] & in_data[177]);
  assign celloutsig_1_19z = ~(celloutsig_1_11z & celloutsig_1_9z[1]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[4] & celloutsig_0_3z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[2] | in_data[138]);
  assign celloutsig_0_7z = ~(in_data[83] | celloutsig_0_3z);
  assign celloutsig_0_35z = ~((celloutsig_0_12z[0] | celloutsig_0_21z) & (_00_ | celloutsig_0_16z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_2z) & (celloutsig_1_5z | in_data[159]));
  assign celloutsig_0_20z = ~(celloutsig_0_7z ^ celloutsig_0_17z[1]);
  reg [3:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 4'h0;
    else _11_ <= { celloutsig_0_28z[2:0], celloutsig_0_7z };
  assign { _01_[3], _00_, _01_[1:0] } = _11_;
  assign celloutsig_0_0z = in_data[72:52] & in_data[89:69];
  assign celloutsig_0_5z = { in_data[12:9], celloutsig_0_0z } & { in_data[85:70], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_0z[11:7], celloutsig_0_8z } & { in_data[63:59], celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[147:143], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[101:100], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z } / { 1'h1, in_data[103], in_data[96] };
  assign celloutsig_0_9z = { celloutsig_0_0z[5:1], celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, in_data[61], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[59:57] / { 1'h1, in_data[20:19] };
  assign celloutsig_0_15z = { in_data[81:78], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[6:2], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_10z[7:6], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_8z } / { 1'h1, celloutsig_0_23z, in_data[0] };
  assign celloutsig_1_2z = { in_data[122:119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } <= { in_data[116:113], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[87:83] <= { celloutsig_0_1z[2:1], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[127:126], celloutsig_1_1z, celloutsig_1_0z } && { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_11z = ! celloutsig_1_4z[3:0];
  assign celloutsig_0_22z = { celloutsig_0_5z[7], celloutsig_0_6z, celloutsig_0_6z } < celloutsig_0_0z[11:9];
  assign celloutsig_0_4z = { celloutsig_0_0z[8:5], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[136:131] % { 1'h1, in_data[161:160], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z[17:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[11:7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_0z[9:4], celloutsig_0_15z, celloutsig_0_3z } % { 1'h1, celloutsig_0_26z[5:3], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_12z = { in_data[95:94], celloutsig_0_2z } * celloutsig_0_10z[8:6];
  assign celloutsig_0_36z = celloutsig_0_9z[4:2] != celloutsig_0_23z[2:0];
  assign celloutsig_1_5z = | { in_data[163:156], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = | { celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_14z = celloutsig_0_4z[0] & celloutsig_0_8z;
  assign celloutsig_1_0z = | in_data[107:103];
  assign celloutsig_0_3z = ^ { in_data[41:35], celloutsig_0_0z };
  assign celloutsig_0_16z = ^ celloutsig_0_9z[6:3];
  assign celloutsig_0_21z = ^ { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_1_17z = celloutsig_1_10z[17:14] << in_data[132:129];
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z } << { celloutsig_0_17z[2:1], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_1_10z = { in_data[118:113], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z } ^ { in_data[160:139], celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_5z[18:15] ^ celloutsig_0_9z[5:2];
  assign celloutsig_0_24z = { celloutsig_0_9z[3], celloutsig_0_20z, celloutsig_0_20z } ^ { celloutsig_0_17z[3], celloutsig_0_7z, celloutsig_0_2z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
