TimeQuest Timing Analyzer report for A25_top
Thu Feb 16 15:34:19 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'sys_clk'
 14. Slow 1200mV 100C Model Setup: 'pcie_sys_clk'
 15. Slow 1200mV 100C Model Setup: 'clk_33'
 16. Slow 1200mV 100C Model Setup: 'clk_125'
 17. Slow 1200mV 100C Model Setup: 'sr_clk_ext'
 18. Slow 1200mV 100C Model Setup: 'clk_50'
 19. Slow 1200mV 100C Model Setup: 'clk_16mhz'
 20. Slow 1200mV 100C Model Hold: 'clk_33'
 21. Slow 1200mV 100C Model Hold: 'sys_clk'
 22. Slow 1200mV 100C Model Hold: 'pcie_sys_clk'
 23. Slow 1200mV 100C Model Hold: 'clk_50'
 24. Slow 1200mV 100C Model Hold: 'clk_125'
 25. Slow 1200mV 100C Model Hold: 'clk_16mhz'
 26. Slow 1200mV 100C Model Hold: 'sr_clk_ext'
 27. Slow 1200mV 100C Model Recovery: 'pcie_sys_clk'
 28. Slow 1200mV 100C Model Recovery: 'sys_clk'
 29. Slow 1200mV 100C Model Recovery: 'clk_33'
 30. Slow 1200mV 100C Model Removal: 'pcie_sys_clk'
 31. Slow 1200mV 100C Model Removal: 'sys_clk'
 32. Slow 1200mV 100C Model Removal: 'clk_33'
 33. Slow 1200mV 100C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'sys_clk'
 41. Slow 1200mV 0C Model Setup: 'pcie_sys_clk'
 42. Slow 1200mV 0C Model Setup: 'clk_33'
 43. Slow 1200mV 0C Model Setup: 'clk_125'
 44. Slow 1200mV 0C Model Setup: 'sr_clk_ext'
 45. Slow 1200mV 0C Model Setup: 'clk_50'
 46. Slow 1200mV 0C Model Setup: 'clk_16mhz'
 47. Slow 1200mV 0C Model Hold: 'sys_clk'
 48. Slow 1200mV 0C Model Hold: 'pcie_sys_clk'
 49. Slow 1200mV 0C Model Hold: 'clk_33'
 50. Slow 1200mV 0C Model Hold: 'clk_50'
 51. Slow 1200mV 0C Model Hold: 'clk_125'
 52. Slow 1200mV 0C Model Hold: 'clk_16mhz'
 53. Slow 1200mV 0C Model Hold: 'sr_clk_ext'
 54. Slow 1200mV 0C Model Recovery: 'pcie_sys_clk'
 55. Slow 1200mV 0C Model Recovery: 'sys_clk'
 56. Slow 1200mV 0C Model Recovery: 'clk_33'
 57. Slow 1200mV 0C Model Removal: 'sys_clk'
 58. Slow 1200mV 0C Model Removal: 'pcie_sys_clk'
 59. Slow 1200mV 0C Model Removal: 'clk_33'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'sys_clk'
 67. Fast 1200mV 0C Model Setup: 'pcie_sys_clk'
 68. Fast 1200mV 0C Model Setup: 'clk_125'
 69. Fast 1200mV 0C Model Setup: 'sr_clk_ext'
 70. Fast 1200mV 0C Model Setup: 'clk_33'
 71. Fast 1200mV 0C Model Setup: 'clk_50'
 72. Fast 1200mV 0C Model Setup: 'clk_16mhz'
 73. Fast 1200mV 0C Model Hold: 'clk_33'
 74. Fast 1200mV 0C Model Hold: 'pcie_sys_clk'
 75. Fast 1200mV 0C Model Hold: 'sys_clk'
 76. Fast 1200mV 0C Model Hold: 'clk_50'
 77. Fast 1200mV 0C Model Hold: 'clk_125'
 78. Fast 1200mV 0C Model Hold: 'clk_16mhz'
 79. Fast 1200mV 0C Model Hold: 'sr_clk_ext'
 80. Fast 1200mV 0C Model Recovery: 'pcie_sys_clk'
 81. Fast 1200mV 0C Model Recovery: 'sys_clk'
 82. Fast 1200mV 0C Model Recovery: 'clk_33'
 83. Fast 1200mV 0C Model Removal: 'pcie_sys_clk'
 84. Fast 1200mV 0C Model Removal: 'sys_clk'
 85. Fast 1200mV 0C Model Removal: 'clk_33'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 100c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; A25_top                                                 ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX30CF23I7                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------+
; SDC File List                                                                     ;
+-----------------------------------------------+--------+--------------------------+
; SDC File Path                                 ; Status ; Read at                  ;
+-----------------------------------------------+--------+--------------------------+
; ../16z091-01_src/Synthesis/z91_01_tmg_con.sdc ; OK     ; Thu Feb 16 15:34:11 2017 ;
; A25_top.sdc                                   ; OK     ; Thu Feb 16 15:34:11 2017 ;
+-----------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Clock Name   ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                          ; Targets                                                                                                          ;
+--------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; clk_16mhz    ; Base      ; 62.500 ; 16.0 MHz  ; 0.000 ; 31.250 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                 ; { clk_16mhz }                                                                                                    ;
; clk_33       ; Generated ; 30.000 ; 33.33 MHz ; 0.000 ; 15.000 ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[4] }                                                              ;
; clk_50       ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 8         ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[1] }                                                              ;
; clk_125      ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 16        ; 125         ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                                              ;
; pcie_sys_clk ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                 ; { pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout } ;
; refclk       ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                 ; { refclk }                                                                                                       ;
; sr_clk_ext   ; Generated ; 15.000 ; 66.67 MHz ; 0.000 ; 7.500  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; pll|altpll_component|auto_generated|pll1|clk[3] ; { sr_clk }                                                                                                       ;
; sys_clk      ; Generated ; 15.000 ; 66.67 MHz ; 0.000 ; 7.500  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[2] }                                                              ;
+--------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                              ;
+-------------+-----------------+--------------+---------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name   ; Note                                              ;
+-------------+-----------------+--------------+---------------------------------------------------+
; 54.32 MHz   ; 40.0 MHz        ; clk_33       ; limit due to minimum period restriction (tmin)    ;
; 66.92 MHz   ; 66.92 MHz       ; sys_clk      ;                                                   ;
; 140.96 MHz  ; 140.96 MHz      ; pcie_sys_clk ;                                                   ;
; 142.17 MHz  ; 50.0 MHz        ; clk_50       ; limit due to minimum period restriction (tmin)    ;
; 938.09 MHz  ; 400.0 MHz       ; clk_125      ; limit due to minimum period restriction (tmin)    ;
; 1052.63 MHz ; 237.53 MHz      ; clk_16mhz    ; limit due to minimum port rate restriction (tmin) ;
+-------------+-----------------+--------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 100C Model Setup Summary  ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; sys_clk      ; 0.056  ; 0.000         ;
; pcie_sys_clk ; 0.873  ; 0.000         ;
; clk_33       ; 5.796  ; 0.000         ;
; clk_125      ; 6.934  ; 0.000         ;
; sr_clk_ext   ; 7.721  ; 0.000         ;
; clk_50       ; 12.966 ; 0.000         ;
; clk_16mhz    ; 61.550 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 100C Model Hold Summary  ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; clk_33       ; 0.341 ; 0.000         ;
; sys_clk      ; 0.386 ; 0.000         ;
; pcie_sys_clk ; 0.387 ; 0.000         ;
; clk_50       ; 0.403 ; 0.000         ;
; clk_125      ; 0.408 ; 0.000         ;
; clk_16mhz    ; 0.423 ; 0.000         ;
; sr_clk_ext   ; 1.088 ; 0.000         ;
+--------------+-------+---------------+


+-----------------------------------------+
; Slow 1200mV 100C Model Recovery Summary ;
+--------------+--------+-----------------+
; Clock        ; Slack  ; End Point TNS   ;
+--------------+--------+-----------------+
; pcie_sys_clk ; 5.686  ; 0.000           ;
; sys_clk      ; 9.959  ; 0.000           ;
; clk_33       ; 11.056 ; 0.000           ;
+--------------+--------+-----------------+


+----------------------------------------+
; Slow 1200mV 100C Model Removal Summary ;
+--------------+-------+-----------------+
; Clock        ; Slack ; End Point TNS   ;
+--------------+-------+-----------------+
; pcie_sys_clk ; 1.011 ; 0.000           ;
; sys_clk      ; 1.012 ; 0.000           ;
; clk_33       ; 3.138 ; 0.000           ;
+--------------+-------+-----------------+


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+--------------+--------+----------------------------+
; Clock        ; Slack  ; End Point TNS              ;
+--------------+--------+----------------------------+
; clk_50       ; 0.000  ; 0.000                      ;
; pcie_sys_clk ; 3.593  ; 0.000                      ;
; clk_125      ; 3.643  ; 0.000                      ;
; clk_33       ; 4.545  ; 0.000                      ;
; refclk       ; 6.000  ; 0.000                      ;
; sys_clk      ; 7.132  ; 0.000                      ;
; sr_clk_ext   ; 10.790 ; 0.000                      ;
; clk_16mhz    ; 31.019 ; 0.000                      ;
+--------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'sys_clk'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.056 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.a_dir                          ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.299      ;
; 0.088 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_d_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.267      ;
; 0.096 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_a_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.259      ;
; 0.115 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.240      ;
; 0.120 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|we_o                                        ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.656     ; 6.204      ;
; 0.258 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                           ; vme_d_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.097      ;
; 0.282 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.656     ; 6.042      ;
; 0.292 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[26]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 6.057      ;
; 0.292 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[25]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 6.057      ;
; 0.320 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[17]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 6.066      ;
; 0.320 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[16]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 6.066      ;
; 0.333 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[20]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 6.053      ;
; 0.333 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[19]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 6.053      ;
; 0.340 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.a_oe_n                           ; vme_a_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.015      ;
; 0.343 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                          ; vme_d_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.012      ;
; 0.343 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_oe_va                                    ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 6.012      ;
; 0.378 ; wb_bus:wbb|switch_fab_2:sf_2|sw_state[1]                                                     ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.656     ; 5.946      ;
; 0.394 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_d_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 5.961      ;
; 0.400 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsan_out_int                                      ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.571     ; 6.009      ;
; 0.417 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dsn_ena                                   ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.571     ; 5.992      ;
; 0.470 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[28]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 5.879      ;
; 0.487 ; vme_a[31]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.460      ; 6.971      ;
; 0.503 ; vme_d[20]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.906      ;
; 0.508 ; vme_d[25]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.867      ;
; 0.508 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[6]                                     ; vme_d[6]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.616     ; 5.856      ;
; 0.512 ; vme_a[1]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.863      ;
; 0.520 ; vme_d[17]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.855      ;
; 0.521 ; vme_d[15]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.868      ;
; 0.531 ; vme_a[10]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.421      ; 6.888      ;
; 0.539 ; vme_d[21]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.870      ;
; 0.550 ; vme_a[27]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.442      ; 6.890      ;
; 0.550 ; vme_d[26]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.442      ; 6.890      ;
; 0.553 ; vme_a[16]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.424      ; 6.869      ;
; 0.556 ; vme_a[13]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.831      ;
; 0.556 ; vme_d[31]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.833      ;
; 0.557 ; vme_d[4]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.830      ;
; 0.558 ; vme_a[12]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.829      ;
; 0.562 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[9]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.824      ;
; 0.562 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[1]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.824      ;
; 0.564 ; vme_d[9]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.811      ;
; 0.565 ; vme_bg_i_n[2]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 4.404      ; 6.837      ;
; 0.566 ; vme_a[15]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.823      ;
; 0.571 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[5]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.815      ;
; 0.574 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[15]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.812      ;
; 0.579 ; vme_d[1]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.796      ;
; 0.586 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[6]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.800      ;
; 0.586 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[3]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.800      ;
; 0.595 ; vme_a[5]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.440      ; 6.843      ;
; 0.599 ; vme_a[28]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.810      ;
; 0.600 ; vme_a[29]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.809      ;
; 0.602 ; vme_d[13]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.785      ;
; 0.607 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[31]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 5.742      ;
; 0.607 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[27]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 5.742      ;
; 0.608 ; vme_a[3]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.421      ; 6.811      ;
; 0.608 ; vme_d[7]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.781      ;
; 0.609 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_am_dir                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 5.746      ;
; 0.613 ; vme_d[5]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.774      ;
; 0.615 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[30]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 5.734      ;
; 0.626 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsbn_out_int                                      ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.571     ; 5.783      ;
; 0.630 ; vme_a[14]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.759      ;
; 0.635 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[24]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.751      ;
; 0.636 ; vme_a[18]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.442      ; 6.804      ;
; 0.650 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[18]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.736      ;
; 0.656 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[29]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 5.693      ;
; 0.657 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_dir                            ; vme_d_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 5.698      ;
; 0.660 ; vme_a[22]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.729      ;
; 0.662 ; vme_irq_i_n[2]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[2]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.401      ; 6.737      ;
; 0.668 ; vme_d[11]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.421      ; 6.751      ;
; 0.671 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[12]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.715      ;
; 0.672 ; vme_a[21]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.737      ;
; 0.674 ; vme_a[9]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.701      ;
; 0.677 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[24]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.631     ; 5.672      ;
; 0.680 ; vme_d[29]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.729      ;
; 0.684 ; vme_br_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 4.404      ; 6.718      ;
; 0.685 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[11]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.701      ;
; 0.689 ; vme_d[27]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.442      ; 6.751      ;
; 0.689 ; vme_a[20]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.720      ;
; 0.694 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[14]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.692      ;
; 0.695 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                       ; led_red_n                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.605     ; 7.680      ;
; 0.716 ; vme_a[6]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.391      ; 6.673      ;
; 0.721 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[12]                                    ; vme_d[12]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.625     ; 5.634      ;
; 0.723 ; vme_ds_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 4.384      ; 6.659      ;
; 0.724 ; vme_bg_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 4.404      ; 6.678      ;
; 0.728 ; vme_d[3]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.421      ; 6.691      ;
; 0.732 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|vme_acc_type_q[5]                               ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.571     ; 5.677      ;
; 0.733 ; vme_as_i_n                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg      ; sys_clk      ; sys_clk     ; 15.000       ; 4.357      ; 6.622      ;
; 0.734 ; vme_write_n                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int     ; sys_clk      ; sys_clk     ; 15.000       ; 4.390      ; 6.654      ;
; 0.736 ; vme_irq_i_n[5]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[5]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.420      ; 6.682      ;
; 0.738 ; vme_iack_n                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackn_in_q            ; sys_clk      ; sys_clk     ; 15.000       ; 4.371      ; 6.631      ;
; 0.747 ; vme_a[30]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.444      ; 6.695      ;
; 0.749 ; vme_irq_i_n[3]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[3]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.416      ; 6.665      ;
; 0.750 ; vme_irq_i_n[1]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[1]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.637      ;
; 0.752 ; vme_d[28]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.657      ;
; 0.752 ; vme_irq_i_n[6]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[6]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.420      ; 6.666      ;
; 0.759 ; vme_dtack_i_n                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dtackn_reg    ; sys_clk      ; sys_clk     ; 15.000       ; 4.413      ; 6.652      ;
; 0.760 ; vme_d[24]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.424      ; 6.662      ;
; 0.764 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[23]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.622      ;
; 0.765 ; vme_bg_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 4.404      ; 6.637      ;
; 0.768 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[22]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 5.618      ;
; 0.769 ; vme_am[5]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.390      ; 6.619      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.873 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]       ; clk_50       ; pcie_sys_clk ; 4.000        ; 4.153      ; 7.198      ;
; 0.906 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 7.005      ;
; 0.958 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.953      ;
; 1.072 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.838      ;
; 1.072 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.838      ;
; 1.072 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.838      ;
; 1.081 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 6.831      ;
; 1.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 6.824      ;
; 1.124 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.786      ;
; 1.124 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.786      ;
; 1.124 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.786      ;
; 1.126 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.792      ;
; 1.130 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.788      ;
; 1.141 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.770      ;
; 1.230 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.681      ;
; 1.247 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.664      ;
; 1.247 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.664      ;
; 1.247 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.664      ;
; 1.254 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.663      ;
; 1.254 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.657      ;
; 1.254 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.657      ;
; 1.254 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.657      ;
; 1.270 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.640      ;
; 1.270 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.640      ;
; 1.270 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.640      ;
; 1.271 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.638      ;
; 1.271 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.638      ;
; 1.271 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.638      ;
; 1.271 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.638      ;
; 1.271 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.638      ;
; 1.272 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 6.640      ;
; 1.285 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.626      ;
; 1.292 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.625      ;
; 1.292 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.625      ;
; 1.292 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.625      ;
; 1.296 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.621      ;
; 1.296 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.621      ;
; 1.296 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.621      ;
; 1.309 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.609      ;
; 1.323 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.586      ;
; 1.323 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.586      ;
; 1.323 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.586      ;
; 1.323 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.586      ;
; 1.323 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.586      ;
; 1.344 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.566      ;
; 1.347 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.052     ; 6.599      ;
; 1.360 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.551      ;
; 1.373 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[0]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.543      ;
; 1.384 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.527      ;
; 1.389 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 6.523      ;
; 1.396 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.514      ;
; 1.396 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.514      ;
; 1.396 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.514      ;
; 1.409 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.501      ;
; 1.409 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.501      ;
; 1.409 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.501      ;
; 1.410 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[7]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.501      ;
; 1.420 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.496      ;
; 1.420 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.496      ;
; 1.420 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.496      ;
; 1.428 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.482      ;
; 1.435 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.475      ;
; 1.436 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.492      ;
; 1.438 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.473      ;
; 1.438 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.473      ;
; 1.438 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 6.473      ;
; 1.446 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.464      ;
; 1.446 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.464      ;
; 1.446 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.464      ;
; 1.446 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.464      ;
; 1.453 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.457      ;
; 1.453 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.457      ;
; 1.453 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.457      ;
; 1.453 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.457      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.450      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.450      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.450      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.450      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.450      ;
; 1.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.052     ; 6.486      ;
; 1.475 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.442      ;
; 1.475 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.442      ;
; 1.475 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.442      ;
; 1.478 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.052     ; 6.468      ;
; 1.479 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.052     ; 6.467      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.419      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.419      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.088     ; 6.419      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.425      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.425      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.425      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.425      ;
; 1.491 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.425      ;
; 1.495 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.421      ;
; 1.495 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.421      ;
; 1.495 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.421      ;
; 1.495 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.421      ;
; 1.495 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.082     ; 6.421      ;
; 1.510 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.399      ;
; 1.510 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.399      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.796 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.895      ;
; 5.903 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[2]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.788      ;
; 5.941 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[3]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.750      ;
; 5.943 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[4]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.748      ;
; 6.101 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[6]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.590      ;
; 6.270 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[5]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.421      ;
; 6.609 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[1]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.801      ; 7.082      ;
; 7.561 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 7.251      ;
; 7.813 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.806      ; 5.883      ;
; 7.868 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.951      ;
; 7.984 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.806      ; 5.712      ;
; 7.989 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.823      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.046 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.773      ;
; 8.049 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.770      ;
; 8.049 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.770      ;
; 8.074 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe8                                                                    ; clk_33       ; clk_33      ; 15.000       ; -2.045     ; 4.879      ;
; 8.075 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg                                                             ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.737      ;
; 8.145 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 6.878      ;
; 8.145 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 6.878      ;
; 8.145 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 6.878      ;
; 8.153 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.869      ;
; 8.185 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 6.637      ;
; 8.189 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[2] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.631      ;
; 8.195 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[3] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.625      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.251 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.561      ;
; 8.254 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.558      ;
; 8.254 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.558      ;
; 8.290 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 6.733      ;
; 8.290 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 6.733      ;
; 8.290 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 6.733      ;
; 8.297 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.725      ;
; 8.339 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[5] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.481      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.347 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.465      ;
; 8.350 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.462      ;
; 8.350 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.462      ;
; 8.350 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[7] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.470      ;
; 8.369 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.451      ;
; 8.392 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 6.423      ;
; 8.422 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.600      ;
; 8.422 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.600      ;
; 8.423 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.599      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.476 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.349      ;
; 8.488 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 6.327      ;
; 8.500 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.320      ;
; 8.529 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[3]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.806      ; 5.167      ;
; 8.534 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[6] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.286      ;
; 8.566 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.456      ;
; 8.566 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.456      ;
; 8.567 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; 0.024      ; 6.455      ;
; 8.576 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sprot_rstat_reg                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.242      ;
; 8.640 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 6.392      ;
; 8.649 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[4] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.171      ;
; 8.659 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.805      ; 5.036      ;
; 8.678 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 6.354      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.137      ;
; 8.706 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.805      ; 4.989      ;
; 8.754 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[8] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.066      ;
; 8.755 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.185     ; 6.058      ;
; 8.773 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_delay_reg                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.182     ; 6.043      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.777 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.041      ;
; 8.794 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[1]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.806      ; 4.902      ;
; 8.813 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 6.002      ;
; 8.819 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_erase_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 5.993      ;
; 8.846 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_data_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.805      ; 4.849      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.934 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 8.000        ; -0.082     ; 0.982      ;
; 7.142 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 8.000        ; -0.084     ; 0.772      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'sr_clk_ext'                                                                       ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 7.721  ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 6.980      ;
; 7.733  ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 6.964      ;
; 8.025  ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 6.672      ;
; 8.088  ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 6.626      ;
; 8.265  ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 6.432      ;
; 8.314  ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 6.387      ;
; 8.408  ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 6.293      ;
; 8.454  ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.490      ; 6.226      ;
; 8.456  ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 6.245      ;
; 8.643  ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 6.047      ;
; 8.695  ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 6.002      ;
; 8.708  ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.989      ;
; 8.807  ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.894      ;
; 8.807  ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.894      ;
; 8.807  ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.894      ;
; 8.828  ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.490      ; 5.852      ;
; 8.842  ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.859      ;
; 8.859  ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.842      ;
; 8.860  ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.841      ;
; 8.860  ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.841      ;
; 8.863  ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.838      ;
; 8.868  ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.833      ;
; 8.868  ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.833      ;
; 8.885  ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.816      ;
; 8.900  ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.801      ;
; 8.900  ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.801      ;
; 8.923  ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.778      ;
; 9.065  ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 5.649      ;
; 9.080  ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.621      ;
; 9.086  ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.615      ;
; 9.086  ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.615      ;
; 9.094  ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.490      ; 5.586      ;
; 9.103  ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 5.575      ;
; 9.139  ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.526      ; 5.577      ;
; 9.200  ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 5.514      ;
; 9.205  ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.454      ; 5.439      ;
; 9.205  ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.490      ; 5.475      ;
; 9.285  ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.412      ;
; 9.338  ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 5.376      ;
; 9.393  ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 5.321      ;
; 9.491  ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 5.199      ;
; 9.506  ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.195      ;
; 9.555  ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.526      ; 5.161      ;
; 9.601  ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.096      ;
; 9.624  ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 5.077      ;
; 9.632  ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.528      ; 5.086      ;
; 9.643  ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 5.071      ;
; 9.691  ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.454      ; 4.953      ;
; 9.704  ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 4.997      ;
; 9.772  ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.508      ; 4.926      ;
; 9.876  ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.526      ; 4.840      ;
; 9.881  ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 4.816      ;
; 9.897  ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.528      ; 4.821      ;
; 9.904  ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 4.810      ;
; 10.079 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.524      ; 4.635      ;
; 10.145 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.511      ; 4.556      ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.966 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.939      ;
; 13.215 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.690      ;
; 13.316 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.589      ;
; 13.344 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.561      ;
; 13.413 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout                                                  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 6.507      ;
; 13.565 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.340      ;
; 13.694 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.211      ;
; 13.697 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.208      ;
; 13.943 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.959      ;
; 13.946 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 5.959      ;
; 13.976 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.926      ;
; 14.072 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 5.833      ;
; 14.155 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.747      ;
; 14.299 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.603      ;
; 14.322 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.775      ;
; 14.332 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.570      ;
; 14.354 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 5.549      ;
; 14.365 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.732      ;
; 14.451 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.453      ;
; 14.463 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.634      ;
; 14.471 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.433      ;
; 14.479 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[4] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.089     ; 3.616      ;
; 14.487 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.426      ;
; 14.490 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.423      ;
; 14.511 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.391      ;
; 14.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.356      ;
; 14.558 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.346      ;
; 14.583 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.331      ;
; 14.585 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.329      ;
; 14.587 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.327      ;
; 14.593 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.504      ;
; 14.604 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.310      ;
; 14.604 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.310      ;
; 14.605 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.309      ;
; 14.662 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.252      ;
; 14.664 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.250      ;
; 14.666 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.248      ;
; 14.666 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.236      ;
; 14.699 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.203      ;
; 14.701 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.203      ;
; 14.710 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 5.193      ;
; 14.715 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.199      ;
; 14.715 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.199      ;
; 14.716 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.198      ;
; 14.718 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.186      ;
; 14.738 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.092     ; 5.168      ;
; 14.743 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.170      ;
; 14.746 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.167      ;
; 14.804 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.293      ;
; 14.813 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.100      ;
; 14.813 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.091      ;
; 14.832 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.072      ;
; 14.835 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.079      ;
; 14.837 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.077      ;
; 14.839 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.075      ;
; 14.841 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.063      ;
; 14.854 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.060      ;
; 14.854 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.060      ;
; 14.855 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.059      ;
; 14.866 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[5] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.089     ; 3.229      ;
; 14.872 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.036      ;
; 14.878 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 5.024      ;
; 14.888 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.025      ;
; 14.891 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.022      ;
; 14.911 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.003      ;
; 14.913 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.001      ;
; 14.915 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.999      ;
; 14.921 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.092     ; 3.171      ;
; 14.924 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.990      ;
; 14.955 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 4.949      ;
; 14.958 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.955      ;
; 14.962 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.952      ;
; 14.962 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.952      ;
; 14.963 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.951      ;
; 14.969 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.096     ; 4.933      ;
; 14.971 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.943      ;
; 14.973 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.941      ;
; 14.975 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.939      ;
; 14.976 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.927      ;
; 14.985 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.929      ;
; 14.986 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.928      ;
; 14.987 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.921      ;
; 14.987 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.927      ;
; 14.988 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.920      ;
; 14.988 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.920      ;
; 14.988 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.925      ;
; 14.989 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.919      ;
; 14.990 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.923      ;
; 14.990 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.918      ;
; 14.994 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.914      ;
; 14.994 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.914      ;
; 14.995 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.913      ;
; 14.996 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.912      ;
; 14.997 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.911      ;
; 14.997 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.911      ;
; 15.040 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.874      ;
; 15.042 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.872      ;
; 15.044 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.870      ;
; 15.061 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.852      ;
; 15.075 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.839      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_16mhz'                                                          ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 61.550 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 62.500       ; -0.086     ; 0.792      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.440      ; 1.004      ;
; 0.374 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.440      ; 1.037      ;
; 0.395 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.440      ; 1.058      ;
; 0.404 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                         ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                              ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                        ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                     ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                               ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                             ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.440      ; 1.070      ;
; 0.407 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                              ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.678      ;
; 0.408 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.678      ;
; 0.408 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.678      ;
; 0.409 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.678      ;
; 0.410 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.678      ;
; 0.410 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.678      ;
; 0.411 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.678      ;
; 0.423 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[2]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[20]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[20]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[8]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[18]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.694      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[10]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[16]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[15]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[23]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[11]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[11]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[0]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[5]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.693      ;
; 0.427 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[9]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.697      ;
; 0.433 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.703      ;
; 0.433 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.701      ;
; 0.438 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.706      ;
; 0.438 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.706      ;
; 0.440 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|wbi_slave_stb                                                                                                                                                                                    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_done                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.709      ;
; 0.442 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[20]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[21]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.712      ;
; 0.446 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[5]                                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[4]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.717      ;
; 0.447 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.715      ;
; 0.449 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[2]                                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[1]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.720      ;
; 0.450 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.RECONFIGURE                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.719      ;
; 0.456 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FALLBACK_IMAGE                                                                                                                                                                            ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.725      ;
; 0.462 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.732      ;
; 0.464 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[15]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.734      ;
; 0.465 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[12]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[11]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.735      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_bus                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_bus                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 0.674      ;
; 0.389 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.674      ;
; 0.389 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.674      ;
; 0.389 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.674      ;
; 0.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_h0_h1                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_h0_h1                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.678      ;
; 0.403 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_as                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_as                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|cnt[1]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|cnt[1]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                        ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                       ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[1]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[1]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfst                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfst                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.idle                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.idle                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_degl                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_degl                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                        ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_idle                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_idle                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_req                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_req                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt_end                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt_end                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.RST_CPU                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.RST_CPU                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.WAIT_ON_CPU                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.WAIT_ON_CPU                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_rst                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_rst                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_sysrstn                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_sysrstn                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|rx_fifo_wr_rd_enable                                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|rx_fifo_wr_rd_enable                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_ack_int                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_ack_int                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.407 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.678      ;
; 0.408 ; ip_16z091_01_top:pcie|rst_cwh_cnt[0]                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[0]                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.678      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.674      ;
; 0.408 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.678      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.426 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.696      ;
; 0.446 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.716      ;
; 0.447 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]             ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.717      ;
; 0.452 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]             ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.722      ;
; 0.452 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.722      ;
; 0.453 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.723      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]             ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]             ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.455 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.725      ;
; 0.455 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.725      ;
; 0.456 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]             ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.726      ;
; 0.457 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.727      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.826      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.826      ;
; 0.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.827      ;
; 0.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.828      ;
; 0.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.827      ;
; 0.558 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.828      ;
; 0.558 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.828      ;
; 0.559 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.829      ;
; 0.562 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.832      ;
; 0.563 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.833      ;
; 0.564 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.834      ;
; 0.564 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.834      ;
; 0.565 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.835      ;
; 0.565 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.835      ;
; 0.570 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.840      ;
; 0.572 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.842      ;
; 0.575 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.845      ;
; 0.575 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.845      ;
; 0.575 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.845      ;
; 0.579 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.850      ;
; 0.581 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.851      ;
; 0.588 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.858      ;
; 0.592 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.862      ;
; 0.595 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.865      ;
; 0.597 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT             ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.867      ;
; 0.600 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.870      ;
; 0.601 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[16]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.871      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.603 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.873      ;
; 0.603 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.873      ;
; 0.603 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.873      ;
; 0.604 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.874      ;
; 0.604 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.874      ;
; 0.604 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[5]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.874      ;
; 0.608 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.878      ;
; 0.608 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.878      ;
; 0.609 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.879      ;
; 0.609 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.878      ;
; 0.610 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.880      ;
; 0.611 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.881      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 0.000        ; 0.084      ; 0.678      ;
; 0.613 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 0.000        ; 0.082      ; 0.881      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_16mhz'                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.423 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 0.000        ; 0.086      ; 0.695      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'sr_clk_ext'                                                                       ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 1.088 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 4.366      ;
; 1.145 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 4.436      ;
; 1.302 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.984      ; 4.596      ;
; 1.302 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 4.593      ;
; 1.332 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 4.606      ;
; 1.361 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.983      ; 4.654      ;
; 1.485 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.965      ; 4.760      ;
; 1.529 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.914      ; 4.753      ;
; 1.533 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 4.824      ;
; 1.547 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 4.825      ;
; 1.553 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 4.831      ;
; 1.567 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.984      ; 4.861      ;
; 1.592 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 4.866      ;
; 1.624 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.983      ; 4.917      ;
; 1.662 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 4.940      ;
; 1.699 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.957      ; 4.966      ;
; 1.735 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 5.026      ;
; 1.851 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 5.125      ;
; 1.913 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.191      ;
; 1.913 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.191      ;
; 1.916 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 5.207      ;
; 1.940 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.914      ; 5.164      ;
; 1.986 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.983      ; 5.279      ;
; 1.999 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 5.290      ;
; 2.005 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.948      ; 5.263      ;
; 2.010 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.288      ;
; 2.010 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.288      ;
; 2.030 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.308      ;
; 2.030 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.308      ;
; 2.042 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.948      ; 5.300      ;
; 2.060 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.338      ;
; 2.060 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.338      ;
; 2.064 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.342      ;
; 2.068 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.346      ;
; 2.068 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.346      ;
; 2.068 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.346      ;
; 2.085 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 5.341      ;
; 2.088 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.366      ;
; 2.110 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.388      ;
; 2.110 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.388      ;
; 2.110 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.388      ;
; 2.118 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 5.396      ;
; 2.125 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 5.416      ;
; 2.379 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 5.653      ;
; 2.405 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.948      ; 5.663      ;
; 2.406 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 5.680      ;
; 2.519 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.957      ; 5.786      ;
; 2.615 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.948      ; 5.873      ;
; 2.744 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 6.022      ;
; 2.778 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 6.056      ;
; 2.841 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 6.115      ;
; 2.882 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 6.160      ;
; 2.986 ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.981      ; 6.277      ;
; 3.056 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 6.330      ;
; 3.320 ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 6.594      ;
; 3.428 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.968      ; 6.706      ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.686 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.083     ; 2.229      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.949 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.957      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.959 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.095     ; 1.944      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 5.970 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.092     ; 1.936      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.098 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.086     ; 1.814      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
; 6.481 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.432      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.069     ; 4.970      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.069     ; 4.970      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.069     ; 4.970      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[5]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.969      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.969      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.069     ; 4.970      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[9]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.969      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[8]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.969      ;
; 9.959  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0] ; sys_clk      ; sys_clk     ; 15.000       ; -0.069     ; 4.970      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[9]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[10]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[7]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[8]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.963      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a2                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.962      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.974      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[6]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[5]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[4]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.974      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[7]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[8]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[7]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[6]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 4.973      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[9]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.974      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.974      ;
; 9.960  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.974      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[0] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[6] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[1] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[5] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[3] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[4] ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9] ; sys_clk      ; sys_clk     ; 15.000       ; -0.078     ; 4.959      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[8] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[7] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[2] ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.962      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7] ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[4] ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[5] ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 9.961  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[1] ; sys_clk      ; sys_clk     ; 15.000       ; -0.076     ; 4.961      ;
; 10.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; 0.299      ; 4.961      ;
; 10.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 15.000       ; 0.299      ; 4.961      ;
; 10.368 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[2] ; sys_clk      ; sys_clk     ; 15.000       ; 0.332      ; 4.962      ;
; 10.368 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8] ; sys_clk      ; sys_clk     ; 15.000       ; 0.332      ; 4.962      ;
; 10.368 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9] ; sys_clk      ; sys_clk     ; 15.000       ; 0.329      ; 4.959      ;
; 10.368 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[3] ; sys_clk      ; sys_clk     ; 15.000       ; 0.332      ; 4.962      ;
; 10.368 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6] ; sys_clk      ; sys_clk     ; 15.000       ; 0.332      ; 4.962      ;
; 10.442 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr                                                                                                                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.087     ; 4.469      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[32]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[34]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[38]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[46]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[14]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.071     ; 4.475      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[15]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.081     ; 4.465      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[18]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[20]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.071     ; 4.475      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[21]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.071     ; 4.475      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[22]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.072     ; 4.474      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[29]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.071     ; 4.475      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[30]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|vam_oe_int                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.087     ; 4.459      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_out[1]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 4.466      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_out[3]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.084     ; 4.462      ;
; 10.452 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_out[4]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.087     ; 4.459      ;
; 10.453 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[4]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 4.438      ;
; 10.453 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|lwordn_slv_int                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 4.438      ;
; 10.453 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[1]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 4.438      ;
; 10.453 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[2]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.103     ; 4.442      ;
; 10.453 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 4.444      ;
; 10.453 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 4.444      ;
; 10.453 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 4.444      ;
; 10.453 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 4.444      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'clk_33'                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.056 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.232     ; 3.710      ;
; 11.056 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.232     ; 3.710      ;
; 11.056 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.232     ; 3.710      ;
; 11.057 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|max_cnt_reg                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.711      ;
; 11.057 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_write_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.711      ;
; 11.057 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.711      ;
; 11.057 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_delay_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.711      ;
; 11.057 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_erase_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.711      ;
; 11.057 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|maxcnt_shift_reg2                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rdid_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg2                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.710      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|do_wrmemadd_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.230     ; 3.710      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_det_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.224     ; 3.716      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[7]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.224     ; 3.716      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2] ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_read_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.229     ; 3.711      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.227     ; 3.713      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.719      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.719      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.719      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.719      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[2]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[3]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[4]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[5]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[6]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.058 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[7]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.231     ; 3.709      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_write_param                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[23]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[22]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[5]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[7]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[9]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[16]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[15]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[19]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[21]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[18]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[14]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[13]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[12]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[11]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[4]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[6]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[10]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[8]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[2]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[3]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[20]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[3]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[4]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[0]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[1]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.CHECK_STATE                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.719      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage3_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.226     ; 3.713      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[26]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.718      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[27]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.718      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_wren_int                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.224     ; 3.715      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_3                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_0                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.END_ACCESS                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_1                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_2                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_wren_fsm_int                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.224     ; 3.715      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_fsm_int                                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.223     ; 3.716      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[28]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.222     ; 3.717      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[20]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[8]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[10]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[9]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[16]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[17]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[15]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[19]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[21]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
; 11.059 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[23]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.720      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.011 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.282      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.429 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.700      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.516 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 1.776      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.518 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.782      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.534 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.078      ; 1.798      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
; 1.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.087      ; 2.084      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.012 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.279      ;
; 1.012 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.279      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.050 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.508      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.744      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.944      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.696 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.104      ; 1.986      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 1.792 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.105      ; 2.083      ;
; 2.006 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 2.264      ;
; 2.006 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 2.264      ;
; 2.006 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 2.264      ;
; 2.027 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.063      ; 2.276      ;
; 2.027 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.063      ; 2.276      ;
; 2.058 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 2.306      ;
; 2.058 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 2.306      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[2]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[0]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[5]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[3]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[4]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[7]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.217 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[6]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.126      ; 2.529      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[1]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[2]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[3]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[4]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[5]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.242 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.541      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_1_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|empty_dff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|rd_ptr_lsb                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.553 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.852      ;
; 2.586 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.490      ; 3.262      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[0] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[1] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[2] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[3] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[5] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[6] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[7] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.138 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[4] ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.419      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg1                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_sppoll_reg                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg2                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.102      ; 3.427      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; clk_33       ; clk_33      ; 0.000        ; 0.097      ; 3.422      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                              ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[0]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[1]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[2]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[3]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[4]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[5]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[6]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[7]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.420      ;
; 3.139 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|shift_op_reg                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.421      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[11]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[12]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[13]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[14]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[15]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.099      ; 3.425      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.099      ; 3.425      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.099      ; 3.425      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.099      ; 3.425      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[5]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[4]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[3]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_erase_reg                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.424      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|bulk_erase_reg                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.424      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.424      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[3]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[2]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[6]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[4]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[8]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[7]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[10]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[9]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[6]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.110      ; 3.436      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[16]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.110      ; 3.436      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[17]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[15]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[19]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[21]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[2]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[23]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[22]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[1]                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.105      ; 3.431      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[22]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[18]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.110      ; 3.436      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[14]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[14]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.110      ; 3.436      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[13]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[13]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[12]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[12]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.110      ; 3.436      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[11]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[6]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.108      ; 3.434      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[2]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.106      ; 3.432      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.107      ; 3.433      ;
; 3.140 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[20]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.110      ; 3.436      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 132
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 6.934 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                ;
+-------------+-----------------+--------------+---------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name   ; Note                                              ;
+-------------+-----------------+--------------+---------------------------------------------------+
; 57.86 MHz   ; 40.0 MHz        ; clk_33       ; limit due to minimum period restriction (tmin)    ;
; 70.69 MHz   ; 70.69 MHz       ; sys_clk      ;                                                   ;
; 153.89 MHz  ; 50.0 MHz        ; clk_50       ; limit due to minimum period restriction (tmin)    ;
; 156.59 MHz  ; 156.59 MHz      ; pcie_sys_clk ;                                                   ;
; 1039.5 MHz  ; 400.0 MHz       ; clk_125      ; limit due to minimum period restriction (tmin)    ;
; 1175.09 MHz ; 237.53 MHz      ; clk_16mhz    ; limit due to minimum port rate restriction (tmin) ;
+-------------+-----------------+--------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; sys_clk      ; 0.853  ; 0.000         ;
; pcie_sys_clk ; 1.027  ; 0.000         ;
; clk_33       ; 6.358  ; 0.000         ;
; clk_125      ; 7.038  ; 0.000         ;
; sr_clk_ext   ; 8.057  ; 0.000         ;
; clk_50       ; 13.502 ; 0.000         ;
; clk_16mhz    ; 61.649 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; sys_clk      ; 0.335 ; 0.000         ;
; pcie_sys_clk ; 0.336 ; 0.000         ;
; clk_33       ; 0.343 ; 0.000         ;
; clk_50       ; 0.351 ; 0.000         ;
; clk_125      ; 0.362 ; 0.000         ;
; clk_16mhz    ; 0.387 ; 0.000         ;
; sr_clk_ext   ; 0.913 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; pcie_sys_clk ; 5.897  ; 0.000         ;
; sys_clk      ; 10.456 ; 0.000         ;
; clk_33       ; 11.456 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; sys_clk      ; 0.913 ; 0.000         ;
; pcie_sys_clk ; 0.916 ; 0.000         ;
; clk_33       ; 2.765 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; clk_50       ; 0.000  ; 0.000                    ;
; pcie_sys_clk ; 3.534  ; 0.000                    ;
; clk_125      ; 3.646  ; 0.000                    ;
; clk_33       ; 4.766  ; 0.000                    ;
; refclk       ; 6.000  ; 0.000                    ;
; sys_clk      ; 7.129  ; 0.000                    ;
; sr_clk_ext   ; 10.790 ; 0.000                    ;
; clk_16mhz    ; 31.012 ; 0.000                    ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.853 ; vme_d[25]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 6.005      ;
; 0.856 ; vme_d[20]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 6.033      ;
; 0.864 ; vme_d[17]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.994      ;
; 0.864 ; vme_a[31]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.932      ; 6.067      ;
; 0.865 ; vme_d[15]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 6.003      ;
; 0.868 ; vme_d[21]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 6.021      ;
; 0.869 ; vme_d[9]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.989      ;
; 0.871 ; vme_a[10]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 6.023      ;
; 0.874 ; vme_a[1]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.984      ;
; 0.885 ; vme_a[27]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 6.032      ;
; 0.885 ; vme_d[31]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.983      ;
; 0.888 ; vme_a[16]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 6.009      ;
; 0.888 ; vme_a[13]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.978      ;
; 0.889 ; vme_d[1]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.969      ;
; 0.891 ; vme_d[26]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 6.026      ;
; 0.892 ; vme_d[4]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.974      ;
; 0.893 ; vme_a[15]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.975      ;
; 0.899 ; vme_a[12]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.967      ;
; 0.900 ; vme_bg_i_n[2]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 3.884      ; 5.983      ;
; 0.919 ; vme_d[5]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.947      ;
; 0.924 ; vme_d[13]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.942      ;
; 0.928 ; vme_a[5]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.914      ; 5.985      ;
; 0.932 ; vme_d[7]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.936      ;
; 0.934 ; vme_a[3]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.960      ;
; 0.935 ; vme_a[28]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 5.954      ;
; 0.939 ; vme_a[29]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 5.950      ;
; 0.962 ; vme_a[22]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.906      ;
; 0.963 ; vme_d[11]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.931      ;
; 0.971 ; vme_a[14]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.897      ;
; 0.975 ; vme_irq_i_n[2]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[2]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.879      ; 5.903      ;
; 0.975 ; vme_br_i_n[1]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 3.885      ; 5.909      ;
; 0.976 ; vme_a[18]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 5.941      ;
; 0.986 ; vme_d[27]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 5.931      ;
; 0.995 ; vme_a[9]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.863      ;
; 1.003 ; vme_d[29]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 5.886      ;
; 1.005 ; vme_a[21]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 5.884      ;
; 1.015 ; vme_a[20]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 5.874      ;
; 1.019 ; vme_a[6]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.849      ;
; 1.022 ; vme_bg_i_n[1]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 3.884      ; 5.861      ;
; 1.025 ; vme_ds_i_n[1]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 3.866      ; 5.840      ;
; 1.025 ; vme_d[3]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.869      ;
; 1.032 ; vme_as_i_n                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg      ; sys_clk      ; sys_clk     ; 15.000       ; 3.836      ; 5.803      ;
; 1.033 ; vme_iack_n                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackn_in_q            ; sys_clk      ; sys_clk     ; 15.000       ; 3.853      ; 5.819      ;
; 1.034 ; vme_bg_i_n[0]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 3.884      ; 5.849      ;
; 1.035 ; vme_irq_i_n[5]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[5]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.900      ; 5.864      ;
; 1.036 ; vme_d[24]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.861      ;
; 1.036 ; vme_irq_i_n[1]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[1]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.870      ; 5.833      ;
; 1.041 ; vme_d[28]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.890      ; 5.848      ;
; 1.044 ; vme_dtack_i_n                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dtackn_reg    ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.841      ;
; 1.047 ; vme_irq_i_n[3]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[3]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.896      ; 5.848      ;
; 1.055 ; vme_write_n                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int     ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.812      ;
; 1.057 ; vme_a[30]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.919      ; 5.861      ;
; 1.059 ; vme_irq_i_n[6]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[6]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.900      ; 5.840      ;
; 1.062 ; vme_d[22]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.806      ;
; 1.070 ; vme_d[14]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.798      ;
; 1.070 ; vme_d[6]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.798      ;
; 1.072 ; vme_br_i_n[3]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 3.885      ; 5.812      ;
; 1.078 ; vme_a[23]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.851      ; 5.772      ;
; 1.078 ; vme_am[5]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.789      ;
; 1.080 ; vme_acfail_i_n                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfailn_regd          ; sys_clk      ; sys_clk     ; 15.000       ; 3.870      ; 5.789      ;
; 1.081 ; vme_berr_i_n                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|berrn         ; sys_clk      ; sys_clk     ; 15.000       ; 3.885      ; 5.803      ;
; 1.084 ; vme_d[10]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.810      ;
; 1.088 ; vme_iack_i_n                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackin_daisy          ; sys_clk      ; sys_clk     ; 15.000       ; 3.858      ; 5.769      ;
; 1.088 ; vme_am[0]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[0]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.779      ;
; 1.089 ; vme_a[11]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.805      ;
; 1.097 ; vme_a[7]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.771      ;
; 1.103 ; vme_a[17]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.755      ;
; 1.104 ; vme_d[16]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.793      ;
; 1.104 ; vme_br_i_n[0]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 3.885      ; 5.780      ;
; 1.106 ; vme_irq_i_n[7]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[7]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.900      ; 5.793      ;
; 1.110 ; vme_ds_i_n[0]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 3.866      ; 5.755      ;
; 1.112 ; vme_d[2]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.782      ;
; 1.116 ; vme_a[19]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 5.801      ;
; 1.116 ; vme_a[26]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 5.801      ;
; 1.117 ; vme_bg_i_n[3]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|bg3n_in_q ; sys_clk      ; sys_clk     ; 15.000       ; 3.891      ; 5.773      ;
; 1.118 ; vme_a[2]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.895      ; 5.776      ;
; 1.119 ; vme_a[24]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.778      ;
; 1.122 ; vme_br_i_n[2]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 3.885      ; 5.762      ;
; 1.125 ; vme_bbsy_i_n                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_q     ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.776      ;
; 1.126 ; vme_am[1]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[1]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.741      ;
; 1.127 ; vme_d[12]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.739      ;
; 1.128 ; vme_d[23]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.740      ;
; 1.129 ; vme_d[8]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.768      ;
; 1.130 ; vme_a[8]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.767      ;
; 1.133 ; vme_d[19]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 5.784      ;
; 1.135 ; vme_d[30]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.869      ; 5.733      ;
; 1.142 ; vme_a[25]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.859      ; 5.716      ;
; 1.143 ; vme_d[18]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.918      ; 5.774      ;
; 1.149 ; vme_d[0]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.748      ;
; 1.155 ; vme_sysres_i_n                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|sysrstn_q ; sys_clk      ; sys_clk     ; 15.000       ; 3.873      ; 5.717      ;
; 1.156 ; vme_a[0]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.898      ; 5.741      ;
; 1.164 ; vme_am[4]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.703      ;
; 1.165 ; vme_a[4]                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.701      ;
; 1.169 ; vme_irq_i_n[4]                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[4]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.906      ; 5.736      ;
; 1.178 ; vme_am[3]                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.689      ;
; 1.189 ; vme_bg_i_n[3]                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 3.884      ; 5.694      ;
; 1.248 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.a_dir ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.075     ; 5.657      ;
; 1.297 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy        ; vme_d_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.075     ; 5.608      ;
; 1.297 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|we_o               ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.107     ; 5.576      ;
; 1.307 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy        ; vme_a_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.075     ; 5.598      ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.027 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]       ; clk_50       ; pcie_sys_clk ; 4.000        ; 3.631      ; 6.523      ;
; 1.614 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.308      ;
; 1.655 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.267      ;
; 1.702 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 6.229      ;
; 1.709 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 6.222      ;
; 1.721 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 6.204      ;
; 1.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.150      ;
; 1.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.150      ;
; 1.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.150      ;
; 1.774 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 6.151      ;
; 1.776 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 6.149      ;
; 1.810 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.109      ;
; 1.810 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.109      ;
; 1.810 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.109      ;
; 1.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 6.115      ;
; 1.851 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 6.074      ;
; 1.854 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 6.077      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 6.071      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 6.071      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 6.071      ;
; 1.864 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 6.064      ;
; 1.864 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 6.064      ;
; 1.864 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 6.064      ;
; 1.876 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.046      ;
; 1.876 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.046      ;
; 1.876 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.046      ;
; 1.891 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.031      ;
; 1.914 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.007      ;
; 1.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.996      ;
; 1.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.996      ;
; 1.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.996      ;
; 1.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.996      ;
; 1.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.996      ;
; 1.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.996      ;
; 1.929 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.996      ;
; 1.940 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.985      ;
; 1.964 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.954      ;
; 1.964 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.954      ;
; 1.964 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.954      ;
; 1.964 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.954      ;
; 1.964 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.954      ;
; 1.964 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.961      ;
; 1.971 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.957      ;
; 1.971 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.957      ;
; 1.971 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.957      ;
; 1.993 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.039     ; 5.967      ;
; 2.005 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[0]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.923      ;
; 2.005 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.913      ;
; 2.005 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.913      ;
; 2.005 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.913      ;
; 2.005 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.913      ;
; 2.005 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.913      ;
; 2.006 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.916      ;
; 2.006 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.916      ;
; 2.006 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.916      ;
; 2.009 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.919      ;
; 2.009 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.919      ;
; 2.009 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.919      ;
; 2.039 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.886      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 5.873      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 5.873      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 5.873      ;
; 2.052 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.875      ;
; 2.052 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.875      ;
; 2.052 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.875      ;
; 2.052 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.875      ;
; 2.052 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.875      ;
; 2.053 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[7]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.869      ;
; 2.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.868      ;
; 2.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.868      ;
; 2.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.868      ;
; 2.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.868      ;
; 2.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.868      ;
; 2.069 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[4]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.856      ;
; 2.069 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.849      ;
; 2.069 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.849      ;
; 2.069 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 5.849      ;
; 2.071 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.850      ;
; 2.071 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.850      ;
; 2.071 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.850      ;
; 2.071 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.850      ;
; 2.071 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.850      ;
; 2.084 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.838      ;
; 2.084 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.838      ;
; 2.084 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.838      ;
; 2.085 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.057     ; 5.857      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.088 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 5.833      ;
; 2.095 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.827      ;
; 2.095 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.827      ;
; 2.095 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 5.827      ;
; 2.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.039     ; 5.852      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.358 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 7.244      ;
; 6.473 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[2]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 7.129      ;
; 6.540 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[3]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 7.062      ;
; 6.545 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[4]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 7.057      ;
; 6.672 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[6]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 6.930      ;
; 6.830 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[5]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 6.772      ;
; 7.140 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[1]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.682      ; 6.462      ;
; 8.211 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.609      ;
; 8.233 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.686      ; 5.373      ;
; 8.282 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe8                                                                    ; clk_33       ; clk_33      ; 15.000       ; -1.903     ; 4.814      ;
; 8.369 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.686      ; 5.237      ;
; 8.477 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 6.348      ;
; 8.581 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 6.239      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.618 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.206      ;
; 8.668 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.156      ;
; 8.668 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 6.156      ;
; 8.701 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg                                                             ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 6.120      ;
; 8.740 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 6.295      ;
; 8.745 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; 0.037      ; 6.291      ;
; 8.745 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; 0.037      ; 6.291      ;
; 8.745 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; 0.037      ; 6.291      ;
; 8.774 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[2] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 6.054      ;
; 8.776 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[3] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 6.052      ;
; 8.786 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 6.042      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.807 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 6.012      ;
; 8.857 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.962      ;
; 8.857 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.962      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.934      ;
; 8.895 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[3]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.686      ; 4.711      ;
; 8.909 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[5] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.919      ;
; 8.915 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[7] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.913      ;
; 8.918 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 6.117      ;
; 8.920 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.908      ;
; 8.923 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; 0.037      ; 6.113      ;
; 8.923 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; 0.037      ; 6.113      ;
; 8.923 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; 0.037      ; 6.113      ;
; 8.935 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.884      ;
; 8.935 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 5.884      ;
; 8.987 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 6.048      ;
; 8.987 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 6.048      ;
; 8.988 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 6.047      ;
; 9.011 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 5.812      ;
; 9.042 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.786      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.061 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.769      ;
; 9.068 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[6] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.760      ;
; 9.088 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.685      ; 4.517      ;
; 9.105 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[1]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.686      ; 4.501      ;
; 9.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 5.718      ;
; 9.124 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.685      ; 4.481      ;
; 9.140 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sprot_rstat_reg                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.685      ;
; 9.148 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.674      ; 4.446      ;
; 9.165 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 5.870      ;
; 9.165 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 5.870      ;
; 9.166 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; 0.036      ; 5.869      ;
; 9.176 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.046      ; 5.869      ;
; 9.176 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[4] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.652      ;
; 9.194 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_load_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.685      ; 4.411      ;
; 9.214 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; 0.046      ; 5.831      ;
; 9.247 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_data_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 1.685      ; 4.358      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.285 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.540      ;
; 9.295 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.526      ;
; 9.310 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_delay_reg                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.511      ;
; 9.318 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[8] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.510      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
; 9.363 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.174     ; 5.462      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.038 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 8.000        ; -0.072     ; 0.889      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 8.000        ; -0.075     ; 0.683      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sr_clk_ext'                                                                         ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 8.057  ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 6.324      ;
; 8.087  ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 6.288      ;
; 8.360  ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 6.015      ;
; 8.411  ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 5.982      ;
; 8.578  ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 5.797      ;
; 8.630  ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.751      ;
; 8.733  ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.648      ;
; 8.739  ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.192      ; 5.643      ;
; 8.750  ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.170      ; 5.610      ;
; 8.903  ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 5.466      ;
; 8.968  ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 5.407      ;
; 8.985  ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 5.390      ;
; 9.076  ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.170      ; 5.284      ;
; 9.155  ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.226      ;
; 9.175  ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.206      ;
; 9.175  ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.206      ;
; 9.175  ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.206      ;
; 9.187  ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.194      ;
; 9.208  ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.173      ;
; 9.209  ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.172      ;
; 9.209  ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.172      ;
; 9.214  ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.167      ;
; 9.216  ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.165      ;
; 9.216  ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.165      ;
; 9.248  ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.133      ;
; 9.248  ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.133      ;
; 9.270  ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.111      ;
; 9.331  ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.170      ; 5.029      ;
; 9.346  ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.035      ;
; 9.352  ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 5.041      ;
; 9.358  ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.023      ;
; 9.358  ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.191      ; 5.023      ;
; 9.367  ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.202      ; 5.025      ;
; 9.388  ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.168      ; 4.970      ;
; 9.423  ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.170      ; 4.937      ;
; 9.424  ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 4.969      ;
; 9.433  ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.141      ; 4.898      ;
; 9.516  ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.859      ;
; 9.555  ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 4.838      ;
; 9.611  ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 4.782      ;
; 9.697  ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 4.672      ;
; 9.723  ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.192      ; 4.659      ;
; 9.753  ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.202      ; 4.639      ;
; 9.788  ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.587      ;
; 9.823  ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.192      ; 4.559      ;
; 9.828  ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 4.565      ;
; 9.834  ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.207      ; 4.563      ;
; 9.891  ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.192      ; 4.491      ;
; 9.892  ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.141      ; 4.439      ;
; 9.948  ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.427      ;
; 10.043 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.202      ; 4.349      ;
; 10.053 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.322      ;
; 10.073 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 4.320      ;
; 10.078 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.207      ; 4.319      ;
; 10.247 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.203      ; 4.146      ;
; 10.297 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.192      ; 4.085      ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.502 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout                                                  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 6.418      ;
; 13.645 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 6.276      ;
; 13.835 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 6.086      ;
; 13.957 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.964      ;
; 13.971 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.950      ;
; 14.161 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.760      ;
; 14.283 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.638      ;
; 14.302 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.619      ;
; 14.489 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.427      ;
; 14.492 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.429      ;
; 14.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.409      ;
; 14.614 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.307      ;
; 14.671 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.245      ;
; 14.679 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.438      ;
; 14.713 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.404      ;
; 14.815 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.101      ;
; 14.818 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[4] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.300      ;
; 14.827 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.290      ;
; 14.833 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.083      ;
; 14.879 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.037      ;
; 14.915 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.202      ;
; 14.941 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.979      ;
; 14.970 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.950      ;
; 14.972 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.952      ;
; 14.974 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.950      ;
; 14.997 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.919      ;
; 15.005 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.919      ;
; 15.029 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.891      ;
; 15.036 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.888      ;
; 15.036 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.888      ;
; 15.037 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.887      ;
; 15.042 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.882      ;
; 15.043 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.881      ;
; 15.045 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.879      ;
; 15.082 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.035      ;
; 15.124 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.800      ;
; 15.126 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.798      ;
; 15.128 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.796      ;
; 15.132 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.788      ;
; 15.133 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.791      ;
; 15.134 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.790      ;
; 15.134 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.790      ;
; 15.146 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.770      ;
; 15.152 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[5] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 2.966      ;
; 15.159 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.761      ;
; 15.164 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.752      ;
; 15.167 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.757      ;
; 15.169 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.755      ;
; 15.200 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.724      ;
; 15.205 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.711      ;
; 15.223 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.697      ;
; 15.227 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.697      ;
; 15.227 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.697      ;
; 15.228 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.696      ;
; 15.234 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.690      ;
; 15.235 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.689      ;
; 15.237 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.687      ;
; 15.256 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.664      ;
; 15.265 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.655      ;
; 15.275 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.070     ; 2.839      ;
; 15.277 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.643      ;
; 15.303 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.621      ;
; 15.305 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.619      ;
; 15.314 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.610      ;
; 15.316 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.608      ;
; 15.318 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.606      ;
; 15.326 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.598      ;
; 15.327 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.597      ;
; 15.327 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.597      ;
; 15.328 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.588      ;
; 15.329 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.591      ;
; 15.336 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.588      ;
; 15.353 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.571      ;
; 15.353 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.571      ;
; 15.354 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.570      ;
; 15.357 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.563      ;
; 15.363 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.561      ;
; 15.364 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.560      ;
; 15.366 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.558      ;
; 15.376 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.548      ;
; 15.420 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.496      ;
; 15.421 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.499      ;
; 15.421 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.499      ;
; 15.421 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.499      ;
; 15.422 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.498      ;
; 15.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.497      ;
; 15.426 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.494      ;
; 15.426 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.494      ;
; 15.427 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.493      ;
; 15.428 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.492      ;
; 15.428 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.492      ;
; 15.429 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.491      ;
; 15.435 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 2.682      ;
; 15.436 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.488      ;
; 15.438 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.486      ;
; 15.440 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.484      ;
; 15.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.470      ;
; 15.455 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.469      ;
; 15.456 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.468      ;
; 15.456 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.468      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_16mhz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 61.649 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 62.500       ; -0.077     ; 0.703      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_bus                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_bus                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.597      ;
; 0.338 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 0.597      ;
; 0.346 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_h0_h1                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_h0_h1                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.608      ;
; 0.349 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                                ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|rx_fifo_wr_rd_enable                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|rx_fifo_wr_rd_enable                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                             ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                            ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; clk_500                                                                                                                                                                                                                               ; clk_500                                                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_ack_int                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_ack_int                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable                                                                                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|aligned_int                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|aligned_int                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[10]             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[10]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[8]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[8]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[9]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[9]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[7]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[7]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[6]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[6]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[5]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[5]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[3]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[3]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[4]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[4]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[2]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[2]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[1]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[1]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[0]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[0]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a2                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a2                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a0                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a0                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a1                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a1                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|transmission                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|transmission                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.362 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout_int                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout_int                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.608      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.392      ; 0.936      ;
; 0.350 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                         ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                              ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                        ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                     ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                               ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                             ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                              ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.362 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.364 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.608      ;
; 0.378 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.392      ; 0.971      ;
; 0.382 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.625      ;
; 0.382 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.625      ;
; 0.386 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[2]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.633      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[20]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[20]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[8]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[18]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[11]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[11]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[0]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[5]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[10]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[16]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[15]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[23]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.633      ;
; 0.391 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.392      ; 0.984      ;
; 0.391 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[9]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.637      ;
; 0.393 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.638      ;
; 0.397 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.643      ;
; 0.400 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.643      ;
; 0.403 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|wbi_slave_stb                                                                                                                                                                                    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_done                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.649      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.392      ; 0.999      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[20]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[21]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.652      ;
; 0.408 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[5]                                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[4]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.654      ;
; 0.411 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[2]                                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[1]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.657      ;
; 0.412 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.RECONFIGURE                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.656      ;
; 0.418 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FALLBACK_IMAGE                                                                                                                                                                            ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.662      ;
; 0.421 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.668      ;
; 0.423 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[12]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[11]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.670      ;
; 0.423 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[15]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.670      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.363 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.608      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.633      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.400 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.645      ;
; 0.408 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.653      ;
; 0.409 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.654      ;
; 0.409 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.654      ;
; 0.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.659      ;
; 0.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.659      ;
; 0.415 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.660      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.661      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.661      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.661      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]       ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.661      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.661      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.661      ;
; 0.417 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.662      ;
; 0.422 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.668      ;
; 0.506 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.751      ;
; 0.506 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.752      ;
; 0.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.752      ;
; 0.508 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.753      ;
; 0.509 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.754      ;
; 0.509 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.755      ;
; 0.511 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.757      ;
; 0.512 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.758      ;
; 0.513 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.759      ;
; 0.514 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.760      ;
; 0.514 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.760      ;
; 0.514 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.760      ;
; 0.519 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]               ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.764      ;
; 0.520 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]               ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.765      ;
; 0.523 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.769      ;
; 0.523 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.768      ;
; 0.524 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.769      ;
; 0.529 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.774      ;
; 0.531 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.777      ;
; 0.532 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.777      ;
; 0.539 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.784      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.792      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.791      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[16]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.792      ;
; 0.547 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.793      ;
; 0.547 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.792      ;
; 0.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.793      ;
; 0.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.794      ;
; 0.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.793      ;
; 0.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.793      ;
; 0.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.794      ;
; 0.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.793      ;
; 0.549 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.795      ;
; 0.549 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[5]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.795      ;
; 0.550 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.795      ;
; 0.550 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.795      ;
; 0.553 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.799      ;
; 0.553 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.799      ;
; 0.554 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.800      ;
; 0.555 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.801      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.802      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 0.000        ; 0.075      ; 0.608      ;
; 0.559 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 0.000        ; 0.072      ; 0.802      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_16mhz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.387 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 0.000        ; 0.077      ; 0.635      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sr_clk_ext'                                                                         ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.913 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 3.829      ;
; 0.976 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 3.903      ;
; 1.103 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 4.030      ;
; 1.104 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.621      ; 4.035      ;
; 1.131 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.041      ;
; 1.149 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.616      ; 4.075      ;
; 1.260 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.170      ;
; 1.304 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 4.231      ;
; 1.313 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.558      ; 4.181      ;
; 1.322 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.238      ;
; 1.327 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.243      ;
; 1.350 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.621      ; 4.281      ;
; 1.365 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.275      ;
; 1.398 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.616      ; 4.324      ;
; 1.425 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.341      ;
; 1.456 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 4.360      ;
; 1.489 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 4.416      ;
; 1.601 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.511      ;
; 1.647 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 4.574      ;
; 1.656 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.572      ;
; 1.656 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.572      ;
; 1.673 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.558      ; 4.541      ;
; 1.713 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.616      ; 4.639      ;
; 1.722 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.586      ; 4.618      ;
; 1.729 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 4.656      ;
; 1.740 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.656      ;
; 1.752 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.586      ; 4.648      ;
; 1.793 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.709      ;
; 1.816 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.732      ;
; 1.816 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.732      ;
; 1.822 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.738      ;
; 1.845 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.761      ;
; 1.845 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.761      ;
; 1.850 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.584      ; 4.744      ;
; 1.851 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.767      ;
; 1.853 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.769      ;
; 1.853 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.769      ;
; 1.853 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.769      ;
; 1.867 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.783      ;
; 1.888 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 4.815      ;
; 1.897 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.813      ;
; 1.897 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.813      ;
; 1.897 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 4.813      ;
; 2.062 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.972      ;
; 2.078 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.586      ; 4.974      ;
; 2.093 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 5.003      ;
; 2.179 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 5.083      ;
; 2.270 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.586      ; 5.166      ;
; 2.351 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 5.267      ;
; 2.383 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 5.299      ;
; 2.475 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 5.385      ;
; 2.522 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 5.438      ;
; 2.610 ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.617      ; 5.537      ;
; 2.671 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 5.581      ;
; 2.907 ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 5.817      ;
; 2.991 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.606      ; 5.907      ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 5.897 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.073     ; 2.029      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.157 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.762      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.740      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.173 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 1.746      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.263 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.660      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
; 6.650 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.075     ; 1.274      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[6]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[5]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[7]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[8]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[7]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.456 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[6]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.483      ;
; 10.458 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[5]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.061     ; 4.480      ;
; 10.458 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.061     ; 4.480      ;
; 10.458 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[9]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.061     ; 4.480      ;
; 10.458 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[8]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.061     ; 4.480      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.480      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.480      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.057     ; 4.483      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.480      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[4]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.057     ; 4.483      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.480      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[9]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.057     ; 4.483      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[4] ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.057     ; 4.483      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.057     ; 4.483      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9] ; sys_clk      ; sys_clk     ; 15.000       ; -0.071     ; 4.469      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7] ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[4] ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[5] ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[1] ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 4.470      ;
; 10.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0] ; sys_clk      ; sys_clk     ; 15.000       ; -0.060     ; 4.480      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[9]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[10]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[7]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[8]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 4.476      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a2                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.460 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.064     ; 4.475      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[0] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[6] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[1] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[5] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[3] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[8] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[7] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.461 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[2] ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.471      ;
; 10.800 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; 0.271      ; 4.470      ;
; 10.800 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 15.000       ; 0.271      ; 4.470      ;
; 10.831 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[2] ; sys_clk      ; sys_clk     ; 15.000       ; 0.303      ; 4.471      ;
; 10.831 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8] ; sys_clk      ; sys_clk     ; 15.000       ; 0.303      ; 4.471      ;
; 10.831 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9] ; sys_clk      ; sys_clk     ; 15.000       ; 0.301      ; 4.469      ;
; 10.831 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[3] ; sys_clk      ; sys_clk     ; 15.000       ; 0.303      ; 4.471      ;
; 10.831 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6] ; sys_clk      ; sys_clk     ; 15.000       ; 0.303      ; 4.471      ;
; 10.906 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr                                                                                                                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.074     ; 4.019      ;
; 10.917 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[22]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.058     ; 4.024      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_dat_o[28]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_dat_o[8]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_dat_o[9]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[9]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[17]                                                                                                                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[8]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[24]                                                                                                                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|data_qq[1]                                                                                                                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_dat_o[25]                                                                                                                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.075     ; 4.006      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[32]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.066     ; 4.015      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[34]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.066     ; 4.015      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[4]                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.014      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[38]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.066     ; 4.015      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[6]                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.014      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[13]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.067     ; 4.014      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[46]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.066     ; 4.015      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[14]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.057     ; 4.024      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[15]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.066     ; 4.015      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[16]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.058     ; 4.023      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[17]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.058     ; 4.023      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[18]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.066     ; 4.015      ;
; 10.918 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[20]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.058     ; 4.023      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_33'                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.456 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[23]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.333      ;
; 11.456 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[22]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_write_param                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[5]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[7]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[9]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[16]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[15]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[19]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[21]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[18]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[14]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[13]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[12]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[11]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[4]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[6]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[10]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[8]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[2]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[3]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[20]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[3]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[4]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.209     ; 3.333      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[0]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[1]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.CHECK_STATE                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.332      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rdid_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.324      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|max_cnt_reg                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_write_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[28]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.330      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.321      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.321      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.324      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|do_wrmemadd_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.323      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_det_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.324      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[20]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[8]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[10]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[9]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[16]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[17]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[15]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[19]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[21]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[23]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[22]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[18]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[14]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[13]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[12]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[11]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.334      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[6]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[4]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[2]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[3]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[0]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[1]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.221     ; 3.321      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_read_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.324      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[31]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.330      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_delay_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[29]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.330      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_erase_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[5]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.331      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|maxcnt_shift_reg2                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[2]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[3]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[4]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[5]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[6]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.457 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[7]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.220     ; 3.322      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage4_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.216     ; 3.325      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[26]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.330      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[27]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.330      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_3                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_0                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.END_ACCESS                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_1                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_2                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_wren_fsm_int                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
; 11.458 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_fsm_int                                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.212     ; 3.329      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.913 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.158      ;
; 0.913 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.158      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 0.948 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.462      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.581      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.501 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.739      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.504 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.770      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.512 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.749      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.605 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 1.872      ;
; 1.773 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.065      ; 2.009      ;
; 1.773 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.065      ; 2.009      ;
; 1.773 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.065      ; 2.009      ;
; 1.813 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.038      ;
; 1.813 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.038      ;
; 1.840 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 2.063      ;
; 1.840 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 2.063      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[2]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[0]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[5]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[3]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[4]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[7]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.970 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[6]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.113      ; 2.254      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[1]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[2]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[3]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[4]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[5]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 1.997 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.270      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_1_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|empty_dff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|rd_ptr_lsb                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.261 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 2.534      ;
; 2.266 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.445      ; 2.882      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 0.916 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.162      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.268 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 1.514      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.381 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.623      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.391 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.062      ; 1.624      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.397 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.639      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
; 1.618 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 1.866      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_33'                                                                                                                                                                                                                                                               ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[11]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[12]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[13]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[14]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[15]            ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[5] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[4] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[3] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[3]   ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[2]   ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[6]   ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[4]   ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[7] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[6] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[16]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[19]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[21]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[2] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[23]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[22]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[1] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[18]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[6]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[20]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.031      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[1]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[0]   ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[0] ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.030      ;
; 2.765 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[19]            ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]            ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[22]            ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[20]            ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rstat_reg    ; clk_33       ; clk_33      ; 0.000        ; 0.086      ; 3.023      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg1 ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ill_write_reg    ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_erase_reg    ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|bulk_erase_reg   ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg        ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[8]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[10]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[9]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.035      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.035      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[17]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[15]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[22]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.035      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[14]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[14]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.035      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[13]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[13]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[12]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[12]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.035      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[11]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.095      ; 3.032      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.096      ; 3.033      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[2]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[20]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.098      ; 3.035      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[5]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[0]                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[0]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[1]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[2]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[3]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[4]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[5]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[6]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[7]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[8]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[9]      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[10]     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[11]     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[12]     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[13]     ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[14]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[15]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[16]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[17]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[18]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[19]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[20]     ; clk_33       ; clk_33      ; 0.000        ; 0.093      ; 3.030      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_pgwrop_reg   ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_read_reg2    ; clk_33       ; clk_33      ; 0.000        ; 0.086      ; 3.023      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg  ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_sppoll_reg ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 3.021      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg    ; clk_33       ; clk_33      ; 0.000        ; 0.086      ; 3.023      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg  ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 3.022      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg    ; clk_33       ; clk_33      ; 0.000        ; 0.086      ; 3.023      ;
; 2.766 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_done                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.094      ; 3.031      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 132
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 7.038 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; sys_clk      ; 1.309  ; 0.000         ;
; pcie_sys_clk ; 2.534  ; 0.000         ;
; clk_125      ; 7.494  ; 0.000         ;
; sr_clk_ext   ; 9.747  ; 0.000         ;
; clk_33       ; 10.641 ; 0.000         ;
; clk_50       ; 16.547 ; 0.000         ;
; clk_16mhz    ; 61.999 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; clk_33       ; 0.143 ; 0.000         ;
; pcie_sys_clk ; 0.172 ; 0.000         ;
; sys_clk      ; 0.172 ; 0.000         ;
; clk_50       ; 0.180 ; 0.000         ;
; clk_125      ; 0.186 ; 0.000         ;
; clk_16mhz    ; 0.186 ; 0.000         ;
; sr_clk_ext   ; 0.381 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; pcie_sys_clk ; 6.811  ; 0.000         ;
; sys_clk      ; 12.353 ; 0.000         ;
; clk_33       ; 12.985 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; pcie_sys_clk ; 0.479 ; 0.000         ;
; sys_clk      ; 0.479 ; 0.000         ;
; clk_33       ; 1.664 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; clk_50       ; 0.000  ; 0.000                    ;
; pcie_sys_clk ; 3.676  ; 0.000                    ;
; clk_125      ; 3.744  ; 0.000                    ;
; clk_33       ; 4.733  ; 0.000                    ;
; refclk       ; 6.000  ; 0.000                    ;
; sys_clk      ; 7.241  ; 0.000                    ;
; sr_clk_ext   ; 11.000 ; 0.000                    ;
; clk_16mhz    ; 30.562 ; 0.000                    ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                           ;
+-------+----------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.309 ; vme_d[9]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 4.020      ;
; 1.312 ; vme_a[10]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 4.032      ;
; 1.317 ; vme_a[16]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 4.030      ;
; 1.322 ; vme_d[1]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 4.007      ;
; 1.335 ; vme_d[15]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 4.002      ;
; 1.337 ; vme_d[13]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.998      ;
; 1.338 ; vme_d[4]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.997      ;
; 1.338 ; vme_a[5]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.382      ; 4.031      ;
; 1.340 ; vme_d[7]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.997      ;
; 1.342 ; vme_a[1]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.987      ;
; 1.344 ; vme_bg_i_n[2]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 2.366      ; 4.009      ;
; 1.345 ; vme_d[21]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 4.011      ;
; 1.347 ; vme_d[17]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.982      ;
; 1.347 ; vme_a[31]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.396      ; 4.036      ;
; 1.347 ; vme_a[27]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 4.019      ;
; 1.348 ; vme_d[20]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 4.008      ;
; 1.349 ; vme_d[25]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.980      ;
; 1.349 ; vme_a[15]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.988      ;
; 1.351 ; vme_d[31]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.986      ;
; 1.357 ; vme_a[13]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.978      ;
; 1.358 ; vme_d[26]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 4.008      ;
; 1.359 ; vme_d[5]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.976      ;
; 1.364 ; vme_a[14]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.973      ;
; 1.369 ; vme_a[12]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.966      ;
; 1.370 ; vme_br_i_n[1]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 2.367      ; 3.984      ;
; 1.371 ; vme_as_i_n     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg      ; sys_clk      ; sys_clk     ; 15.000       ; 2.317      ; 3.933      ;
; 1.373 ; vme_ds_i_n[1]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.964      ;
; 1.379 ; vme_d[11]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.965      ;
; 1.385 ; vme_a[28]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 3.971      ;
; 1.390 ; vme_bg_i_n[0]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 2.366      ; 3.963      ;
; 1.390 ; vme_a[22]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.947      ;
; 1.391 ; vme_a[3]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.953      ;
; 1.392 ; vme_a[18]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.974      ;
; 1.392 ; vme_dtack_i_n  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dtackn_reg    ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.944      ;
; 1.396 ; vme_irq_i_n[2] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[2]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.951      ;
; 1.396 ; vme_br_i_n[3]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 2.367      ; 3.958      ;
; 1.408 ; vme_a[6]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.929      ;
; 1.409 ; vme_iack_n     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackn_in_q            ; sys_clk      ; sys_clk     ; 15.000       ; 2.338      ; 3.916      ;
; 1.411 ; vme_a[29]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 3.945      ;
; 1.412 ; vme_a[20]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 3.944      ;
; 1.419 ; vme_a[23]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.335      ; 3.903      ;
; 1.420 ; vme_d[3]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.924      ;
; 1.424 ; vme_d[24]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.923      ;
; 1.424 ; vme_bg_i_n[1]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 2.366      ; 3.929      ;
; 1.424 ; vme_a[21]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 3.932      ;
; 1.427 ; vme_d[27]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.939      ;
; 1.430 ; vme_irq_i_n[1] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[1]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.354      ; 3.911      ;
; 1.431 ; vme_d[10]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.913      ;
; 1.431 ; vme_a[9]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.898      ;
; 1.433 ; vme_write_n    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int     ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.903      ;
; 1.435 ; vme_irq_i_n[3] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[3]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.374      ; 3.926      ;
; 1.437 ; vme_acfail_i_n ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfailn_regd          ; sys_clk      ; sys_clk     ; 15.000       ; 2.354      ; 3.904      ;
; 1.439 ; vme_irq_i_n[5] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[5]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 3.926      ;
; 1.439 ; vme_irq_i_n[6] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[6]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 3.926      ;
; 1.441 ; vme_am[0]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[0]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.895      ;
; 1.442 ; vme_berr_i_n   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|berrn         ; sys_clk      ; sys_clk     ; 15.000       ; 2.346      ; 3.891      ;
; 1.443 ; vme_d[29]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 3.913      ;
; 1.446 ; vme_a[2]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.898      ;
; 1.449 ; vme_am[5]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.887      ;
; 1.450 ; vme_d[2]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.894      ;
; 1.450 ; vme_d[14]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.887      ;
; 1.450 ; vme_br_i_n[0]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 2.367      ; 3.904      ;
; 1.451 ; vme_d[6]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.886      ;
; 1.453 ; vme_irq_i_n[7] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[7]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 3.912      ;
; 1.455 ; vme_iack_i_n   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackin_daisy          ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.874      ;
; 1.458 ; vme_a[30]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.381      ; 3.910      ;
; 1.459 ; vme_ds_i_n[0]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.878      ;
; 1.462 ; vme_d[8]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.885      ;
; 1.466 ; vme_a[11]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.878      ;
; 1.468 ; vme_am[1]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[1]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.868      ;
; 1.469 ; vme_br_i_n[2]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 2.367      ; 3.885      ;
; 1.470 ; vme_d[12]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.865      ;
; 1.470 ; vme_d[28]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.369      ; 3.886      ;
; 1.471 ; vme_d[0]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.876      ;
; 1.477 ; vme_a[7]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.860      ;
; 1.478 ; vme_am[3]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.858      ;
; 1.484 ; vme_d[22]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.853      ;
; 1.487 ; vme_bg_i_n[3]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|bg3n_in_q ; sys_clk      ; sys_clk     ; 15.000       ; 2.370      ; 3.870      ;
; 1.488 ; vme_a[17]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.841      ;
; 1.488 ; vme_a[4]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.847      ;
; 1.490 ; vme_a[26]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.876      ;
; 1.494 ; vme_a[19]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.872      ;
; 1.500 ; vme_a[24]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.847      ;
; 1.501 ; vme_d[16]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.846      ;
; 1.501 ; vme_bbsy_i_n   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_q     ; sys_clk      ; sys_clk     ; 15.000       ; 2.366      ; 3.852      ;
; 1.504 ; vme_a[0]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.843      ;
; 1.505 ; vme_irq_i_n[4] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[4]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.371      ; 3.853      ;
; 1.508 ; vme_a[8]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.839      ;
; 1.513 ; vme_d[30]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.824      ;
; 1.513 ; vme_d[19]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.853      ;
; 1.519 ; vme_d[23]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.818      ;
; 1.522 ; vme_d[18]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.844      ;
; 1.524 ; vme_a[25]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.342      ; 3.805      ;
; 1.527 ; vme_am[4]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.809      ;
; 1.537 ; vme_sysres_i_n ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|sysrstn_q ; sys_clk      ; sys_clk     ; 15.000       ; 2.357      ; 3.807      ;
; 1.553 ; vme_bg_i_n[3]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 2.366      ; 3.800      ;
; 3.152 ; sr_d[7]        ; sram:srami|dat_o[23]                                             ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.551     ; 1.694      ;
; 3.166 ; sr_d[7]        ; sram:srami|dat_o[7]                                              ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.537     ; 1.694      ;
; 3.181 ; sr_d[6]        ; sram:srami|dat_o[22]                                             ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.551     ; 1.665      ;
; 3.186 ; sr_d[3]        ; sram:srami|dat_o[19]                                             ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.542     ; 1.669      ;
+-------+----------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.534 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]       ; clk_50       ; pcie_sys_clk ; 4.000        ; 2.377      ; 3.750      ;
; 4.574 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.371      ;
; 4.613 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.332      ;
; 4.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.297      ;
; 4.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.297      ;
; 4.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.297      ;
; 4.653 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.035     ; 3.299      ;
; 4.657 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.035     ; 3.295      ;
; 4.675 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.271      ;
; 4.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.258      ;
; 4.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.258      ;
; 4.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.258      ;
; 4.690 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.007     ; 3.290      ;
; 4.706 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.040     ; 3.241      ;
; 4.711 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.040     ; 3.236      ;
; 4.718 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.233      ;
; 4.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.229      ;
; 4.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.229      ;
; 4.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.229      ;
; 4.726 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.007     ; 3.254      ;
; 4.726 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.225      ;
; 4.726 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.225      ;
; 4.726 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.225      ;
; 4.730 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.213      ;
; 4.730 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.213      ;
; 4.730 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.213      ;
; 4.730 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.213      ;
; 4.730 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.213      ;
; 4.739 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.035     ; 3.213      ;
; 4.744 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.201      ;
; 4.744 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.201      ;
; 4.744 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.201      ;
; 4.744 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.201      ;
; 4.747 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.199      ;
; 4.765 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.179      ;
; 4.767 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.007     ; 3.213      ;
; 4.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.174      ;
; 4.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.174      ;
; 4.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.174      ;
; 4.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.174      ;
; 4.769 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.174      ;
; 4.772 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.007     ; 3.208      ;
; 4.772 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.021     ; 3.194      ;
; 4.779 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.167      ;
; 4.779 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.167      ;
; 4.779 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.167      ;
; 4.784 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.162      ;
; 4.784 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.162      ;
; 4.784 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.162      ;
; 4.787 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.163      ;
; 4.787 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.163      ;
; 4.787 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.163      ;
; 4.788 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.158      ;
; 4.793 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[0]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.157      ;
; 4.799 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.147      ;
; 4.802 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.007     ; 3.178      ;
; 4.805 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[4]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.040     ; 3.142      ;
; 4.806 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.023     ; 3.158      ;
; 4.808 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.143      ;
; 4.808 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.143      ;
; 4.808 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.143      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.129      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.129      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.129      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.134      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.134      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.134      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.134      ;
; 4.816 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[7]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.134      ;
; 4.817 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.127      ;
; 4.817 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.127      ;
; 4.817 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.127      ;
; 4.820 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.130      ;
; 4.820 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.130      ;
; 4.820 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.130      ;
; 4.820 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.130      ;
; 4.820 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[6]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.130      ;
; 4.834 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.109      ;
; 4.834 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.109      ;
; 4.834 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[5]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 3.109      ;
; 4.838 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.106      ;
; 4.838 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.106      ;
; 4.838 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.106      ;
; 4.838 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.106      ;
; 4.838 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 3.106      ;
; 4.839 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.037     ; 3.111      ;
; 4.843 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.022     ; 3.122      ;
; 4.843 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.022     ; 3.122      ;
; 4.843 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.022     ; 3.122      ;
; 4.848 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.007     ; 3.132      ;
; 4.856 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[4]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.041     ; 3.090      ;
; 4.856 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.040     ; 3.091      ;
; 4.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.088      ;
; 4.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.088      ;
; 4.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.088      ;
; 4.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.083      ;
; 4.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.083      ;
; 4.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.083      ;
; 4.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.083      ;
; 4.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 3.083      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.494 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 8.000        ; -0.046     ; 0.447      ;
; 7.584 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 8.000        ; -0.044     ; 0.359      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sr_clk_ext'                                                                         ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 9.747  ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.928      ;
; 9.773  ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.896      ;
; 9.939  ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.730      ;
; 9.990  ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 3.698      ;
; 10.049 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.626      ;
; 10.070 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.599      ;
; 10.149 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.526      ;
; 10.156 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.519      ;
; 10.219 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.469      ; 3.440      ;
; 10.281 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.383      ;
; 10.322 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.347      ;
; 10.340 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.335      ;
; 10.340 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.335      ;
; 10.340 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.335      ;
; 10.350 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.319      ;
; 10.361 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.469      ; 3.298      ;
; 10.361 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.314      ;
; 10.366 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.309      ;
; 10.368 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.307      ;
; 10.369 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.306      ;
; 10.369 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.306      ;
; 10.376 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.299      ;
; 10.376 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.299      ;
; 10.398 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.277      ;
; 10.398 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.277      ;
; 10.405 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.270      ;
; 10.425 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.250      ;
; 10.465 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 3.223      ;
; 10.501 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.155      ;
; 10.514 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.161      ;
; 10.514 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.161      ;
; 10.567 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 3.108      ;
; 10.584 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.469      ; 3.075      ;
; 10.590 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 3.098      ;
; 10.594 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.469      ; 3.065      ;
; 10.599 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 3.089      ;
; 10.611 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.451      ; 3.030      ;
; 10.646 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 3.042      ;
; 10.655 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.014      ;
; 10.759 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 2.929      ;
; 10.773 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 2.891      ;
; 10.791 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 2.884      ;
; 10.807 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 2.881      ;
; 10.822 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.502      ; 2.870      ;
; 10.831 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 2.838      ;
; 10.849 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.451      ; 2.792      ;
; 10.857 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 2.818      ;
; 10.867 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 2.808      ;
; 10.883 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 2.805      ;
; 10.914 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.481      ; 2.757      ;
; 10.988 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 2.681      ;
; 10.995 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 2.693      ;
; 11.012 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.502      ; 2.680      ;
; 11.016 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 2.672      ;
; 11.085 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.498      ; 2.603      ;
; 11.136 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.485      ; 2.539      ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.641 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 4.012      ;
; 10.705 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[2]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 3.948      ;
; 10.781 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[4]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 3.872      ;
; 10.781 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[3]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 3.872      ;
; 10.868 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[6]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 3.785      ;
; 10.907 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[5]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 3.746      ;
; 11.094 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[1]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.885      ; 3.559      ;
; 11.379 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.542      ;
; 11.530 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.395      ;
; 11.580 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.388      ;
; 11.590 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg                                                             ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.331      ;
; 11.591 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.330      ;
; 11.622 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.018     ; 3.347      ;
; 11.622 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.018     ; 3.347      ;
; 11.622 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.018     ; 3.347      ;
; 11.660 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.890      ; 2.998      ;
; 11.661 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.059     ; 3.267      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.251      ;
; 11.674 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[2] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.253      ;
; 11.677 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[3] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.250      ;
; 11.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.244      ;
; 11.681 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.244      ;
; 11.697 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.271      ;
; 11.698 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.270      ;
; 11.699 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.269      ;
; 11.728 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.018     ; 3.241      ;
; 11.728 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.018     ; 3.241      ;
; 11.728 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.018     ; 3.241      ;
; 11.747 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.233      ;
; 11.753 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[5] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.174      ;
; 11.757 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.170      ;
; 11.758 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[7] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.169      ;
; 11.759 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.209      ;
; 11.766 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.214      ;
; 11.771 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                          ; clk_33       ; clk_33      ; 15.000       ; 0.890      ; 2.887      ;
; 11.781 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.063     ; 3.143      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.788 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.133      ;
; 11.795 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.126      ;
; 11.795 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.126      ;
; 11.814 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.063     ; 3.110      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.817 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.056     ; 3.114      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.096      ;
; 11.825 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.102      ;
; 11.832 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.089      ;
; 11.832 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.066     ; 3.089      ;
; 11.845 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[6] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.082      ;
; 11.864 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.116      ;
; 11.865 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.115      ;
; 11.866 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.114      ;
; 11.876 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.092      ;
; 11.877 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.091      ;
; 11.878 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; -0.019     ; 3.090      ;
; 11.883 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.097      ;
; 11.884 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.096      ;
; 11.885 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 15.000       ; -0.007     ; 3.095      ;
; 11.887 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sprot_rstat_reg                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 3.038      ;
; 11.901 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[4] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 3.026      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.937 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.990      ;
; 11.963 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.065     ; 2.959      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.970 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.957      ;
; 11.983 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.065     ; 2.939      ;
; 11.986 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[8] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.060     ; 2.941      ;
; 11.993 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.065     ; 2.929      ;
; 11.993 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.068     ; 2.926      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.547 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.391      ;
; 16.671 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.267      ;
; 16.717 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.221      ;
; 16.729 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.209      ;
; 16.841 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.097      ;
; 16.894 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.044      ;
; 16.899 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.039      ;
; 16.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout                                                  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.030     ; 3.046      ;
; 17.018 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.920      ;
; 17.037 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.898      ;
; 17.048 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.887      ;
; 17.076 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.862      ;
; 17.142 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.793      ;
; 17.149 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.791      ;
; 17.193 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.750      ;
; 17.196 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.747      ;
; 17.204 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 2.735      ;
; 17.207 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.730      ;
; 17.207 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.728      ;
; 17.211 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.729      ;
; 17.211 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.729      ;
; 17.212 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.728      ;
; 17.213 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.727      ;
; 17.213 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.727      ;
; 17.215 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.722      ;
; 17.217 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.723      ;
; 17.218 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.722      ;
; 17.218 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.717      ;
; 17.219 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.721      ;
; 17.220 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.720      ;
; 17.220 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.720      ;
; 17.221 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.719      ;
; 17.225 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.718      ;
; 17.244 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.051     ; 2.692      ;
; 17.257 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.686      ;
; 17.258 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.685      ;
; 17.259 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.684      ;
; 17.259 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.684      ;
; 17.260 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.683      ;
; 17.260 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.683      ;
; 17.265 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.672      ;
; 17.296 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.647      ;
; 17.298 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.645      ;
; 17.300 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.643      ;
; 17.312 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.623      ;
; 17.314 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.629      ;
; 17.314 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.629      ;
; 17.315 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.628      ;
; 17.324 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.619      ;
; 17.326 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]              ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 2.613      ;
; 17.327 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.616      ;
; 17.331 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.606      ;
; 17.337 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.600      ;
; 17.356 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.587      ;
; 17.373 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[4] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 1.840      ;
; 17.378 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.557      ;
; 17.384 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.559      ;
; 17.385 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.053     ; 1.829      ;
; 17.385 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.558      ;
; 17.385 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.558      ;
; 17.385 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.558      ;
; 17.386 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.557      ;
; 17.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.556      ;
; 17.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.546      ;
; 17.390 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.547      ;
; 17.391 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.546      ;
; 17.394 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.543      ;
; 17.397 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.546      ;
; 17.400 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.543      ;
; 17.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.053     ; 1.810      ;
; 17.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.051     ; 2.522      ;
; 17.420 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.523      ;
; 17.422 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.521      ;
; 17.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.519      ;
; 17.429 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.514      ;
; 17.431 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.512      ;
; 17.439 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.053     ; 1.775      ;
; 17.441 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.502      ;
; 17.441 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.502      ;
; 17.442 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.501      ;
; 17.446 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.497      ;
; 17.446 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.497      ;
; 17.447 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.496      ;
; 17.448 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.495      ;
; 17.449 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.494      ;
; 17.451 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.492      ;
; 17.457 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 2.482      ;
; 17.465 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.472      ;
; 17.466 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]            ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.479      ;
; 17.477 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.466      ;
; 17.478 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.465      ;
; 17.479 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.464      ;
; 17.480 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.463      ;
; 17.482 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.461      ;
; 17.483 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.052     ; 2.452      ;
; 17.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.436      ;
; 17.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.436      ;
; 17.508 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.435      ;
; 17.510 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.433      ;
; 17.511 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.432      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_16mhz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 61.999 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 62.500       ; -0.045     ; 0.373      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.472      ;
; 0.157 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.486      ;
; 0.169 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.498      ;
; 0.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.503      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                              ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                        ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                     ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                               ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                              ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                             ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                         ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[20]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[20]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[8]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[15]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[18]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[11]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[11]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[2]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[10]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[23]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[0]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[16]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[5]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.317      ;
; 0.189 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[9]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.316      ;
; 0.192 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.321      ;
; 0.196 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|wbi_slave_stb                                                                                                                                                                                    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_done                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.324      ;
; 0.196 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.325      ;
; 0.198 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[20]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[21]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.RECONFIGURE                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.327      ;
; 0.199 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[5]                                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[4]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.328      ;
; 0.200 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FALLBACK_IMAGE                                                                                                                                                                            ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.329      ;
; 0.201 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[2]                                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[1]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.328      ;
; 0.203 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.END_ACCESS                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.332      ;
; 0.206 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.333      ;
; 0.207 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[20]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.335      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                                       ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[1]                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.313      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_bus                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_bus                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[0]                                                        ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.229      ; 0.506      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                                         ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                                         ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                            ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                            ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_idle                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_idle                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_req                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_req                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[9]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                                  ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_h0_h1                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|put_h0_h1                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfst                                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfst                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|cnt[1]                                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|cnt[1]                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_as                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_as                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_degl                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_degl                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.idle                                                                                                                                                                       ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.idle                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                            ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                                      ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                           ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                                ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                                     ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|aligned_int                                                                                                                                          ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|aligned_int                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[10] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[5]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                          ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                                         ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                                 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                                         ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[11]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[10]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.201 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.331      ;
; 0.207 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.335      ;
; 0.246 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.250 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.252 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.379      ;
; 0.252 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.379      ;
; 0.252 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.379      ;
; 0.252 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.381      ;
; 0.254 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.381      ;
; 0.254 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.381      ;
; 0.255 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.382      ;
; 0.255 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[6]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.382      ;
; 0.258 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]             ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.385      ;
; 0.261 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[16]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[5]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.392      ;
; 0.266 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[10]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.393      ;
; 0.267 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.270 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.397      ;
; 0.270 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.397      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 0.000        ; 0.044      ; 0.314      ;
; 0.265 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 0.000        ; 0.046      ; 0.395      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_16mhz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.186 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 0.000        ; 0.045      ; 0.315      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sr_clk_ext'                                                                         ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.381 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.734      ; 2.425      ;
; 0.422 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.478      ;
; 0.475 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.531      ;
; 0.484 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.750      ; 2.544      ;
; 0.498 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.554      ;
; 0.510 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.548      ;
; 0.564 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.729      ; 2.603      ;
; 0.591 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.647      ;
; 0.602 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.734      ; 2.646      ;
; 0.617 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.701      ; 2.628      ;
; 0.618 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.734      ; 2.662      ;
; 0.632 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.750      ; 2.692      ;
; 0.642 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.680      ;
; 0.654 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.710      ;
; 0.674 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.734      ; 2.718      ;
; 0.701 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.723      ; 2.734      ;
; 0.709 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.765      ;
; 0.774 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.830      ;
; 0.784 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.827      ;
; 0.784 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.827      ;
; 0.797 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.835      ;
; 0.831 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.701      ; 2.842      ;
; 0.837 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.893      ;
; 0.840 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.719      ; 2.869      ;
; 0.842 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.898      ;
; 0.844 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.887      ;
; 0.864 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.719      ; 2.893      ;
; 0.865 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.908      ;
; 0.865 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.908      ;
; 0.874 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.917      ;
; 0.877 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.920      ;
; 0.884 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.927      ;
; 0.884 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.927      ;
; 0.890 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.933      ;
; 0.890 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.933      ;
; 0.891 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 2.917      ;
; 0.891 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.934      ;
; 0.892 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.935      ;
; 0.896 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.939      ;
; 0.912 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.955      ;
; 0.912 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.955      ;
; 0.912 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 2.955      ;
; 0.927 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 2.983      ;
; 1.030 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.719      ; 3.059      ;
; 1.055 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 3.093      ;
; 1.078 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 3.116      ;
; 1.110 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.723      ; 3.143      ;
; 1.168 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.719      ; 3.197      ;
; 1.201 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.734      ; 3.245      ;
; 1.218 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 3.261      ;
; 1.277 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 3.320      ;
; 1.282 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 3.320      ;
; 1.354 ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.746      ; 3.410      ;
; 1.397 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 3.435      ;
; 1.537 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.733      ; 3.580      ;
; 1.550 ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 3.588      ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.811 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.042     ; 1.134      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.944 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.056     ; 0.987      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.946 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.994      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 6.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 0.984      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.902      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.044     ; 0.702      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[9]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[10]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[7]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[8]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 2.603      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a2                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.353 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 2.602      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[0] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.027     ; 2.605      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[6] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.027     ; 2.605      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.027     ; 2.605      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[5]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.029     ; 2.603      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.029     ; 2.603      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.027     ; 2.605      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[9]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.029     ; 2.603      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[8]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.029     ; 2.603      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[1] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[5] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[3] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[4] ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9] ; sys_clk      ; sys_clk     ; 15.000       ; -0.038     ; 2.594      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[8] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[7] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[2] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 2.596      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7] ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[4] ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[5] ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[1] ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 2.595      ;
; 12.355 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0] ; sys_clk      ; sys_clk     ; 15.000       ; -0.027     ; 2.605      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.023     ; 2.608      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[6]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[5]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[4]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.023     ; 2.608      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[7]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[8]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[7]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|delayed_wrptr_g[6]                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.024     ; 2.607      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[9]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.023     ; 2.608      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.023     ; 2.608      ;
; 12.356 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.023     ; 2.608      ;
; 12.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; 0.140      ; 2.595      ;
; 12.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 15.000       ; 0.140      ; 2.595      ;
; 12.546 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[2] ; sys_clk      ; sys_clk     ; 15.000       ; 0.155      ; 2.596      ;
; 12.546 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8] ; sys_clk      ; sys_clk     ; 15.000       ; 0.155      ; 2.596      ;
; 12.546 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[3] ; sys_clk      ; sys_clk     ; 15.000       ; 0.155      ; 2.596      ;
; 12.546 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6] ; sys_clk      ; sys_clk     ; 15.000       ; 0.155      ; 2.596      ;
; 12.547 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9] ; sys_clk      ; sys_clk     ; 15.000       ; 0.154      ; 2.594      ;
; 12.585 ; sys_rst                                                                                                  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr                                                                                                                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.041     ; 2.361      ;
; 12.589 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[15]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.039     ; 2.359      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[10]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[0]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[1]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[2]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[3]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[4]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[5]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[6]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[7]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[8]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|cnt[9]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.080     ; 2.317      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.079     ; 2.318      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[1]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.079     ; 2.318      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.079     ; 2.318      ;
; 12.590 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_out[3]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.042     ; 2.355      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.078     ; 2.318      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[2]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.078     ; 2.318      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.078     ; 2.318      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_0_idle                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.078     ; 2.318      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[3]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.078     ; 2.318      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[16]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 2.333      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[17]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.065     ; 2.331      ;
; 12.591 ; sys_rst                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_out_reg[18]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.061     ; 2.335      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_33'                                                                                                                                                                                                                                                                ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[16]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.910      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.910      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[19]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.910      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[21]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.910      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[18]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.910      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[20]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.910      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage4_reg        ; clk_33       ; clk_33      ; 15.000       ; -0.099     ; 1.903      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[0]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[1]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[2]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[3]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[4]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[5]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[6]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[20]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[7]  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[8]                                                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[10]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]    ; clk_33       ; clk_33      ; 15.000       ; -0.096     ; 1.906      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[7]                                                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.096     ; 1.906      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[0]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[1]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[2]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[3]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[4]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[5]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[6]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[7]   ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[9]                                                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[16]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[17]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[15]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[19]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[21]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[23]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[22]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[18]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[14]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[13]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[12]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[11]                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.911      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|shftpgwr_data_reg ; clk_33       ; clk_33      ; 15.000       ; -0.099     ; 1.903      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage2_reg        ; clk_33       ; clk_33      ; 15.000       ; -0.099     ; 1.903      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_read_reg      ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.END_ACCESS                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_rden_fsm_int                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_3                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.905      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg       ; clk_33       ; clk_33      ; 15.000       ; -0.099     ; 1.903      ;
; 12.985 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg  ; clk_33       ; clk_33      ; 15.000       ; -0.099     ; 1.903      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.RECONFIGURE                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_write_param                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[0]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_source[1]                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[1]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[23]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[22]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[5]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[7]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[9]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[15]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[14]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[13]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[12]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[11]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[0]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[4]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[6]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[10]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[8]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[2]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[3]                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[3]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[4]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.091     ; 1.910      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[2]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[0]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[1]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.CHECK_STATE                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[1]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FALLBACK_IMAGE                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_source[0]                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[2]                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.909      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_param                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|curr_state[0]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|curr_state[1]                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_busy_q                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.078     ; 1.923      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_busy_qq                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.IDLE                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.922      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rdid_reg      ; clk_33       ; clk_33      ; 15.000       ; -0.100     ; 1.901      ;
; 12.986 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.099     ; 1.902      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.607      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.664 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.792      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.719 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.844      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.849      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.728 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.030      ; 0.842      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.969      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.479 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.605      ;
; 0.479 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.605      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.488 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.244      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.688 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.816      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.790 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.908      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.794 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 0.939      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.796 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.033      ; 0.913      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.835 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.062      ; 0.981      ;
; 0.931 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.032      ; 1.047      ;
; 0.931 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.032      ; 1.047      ;
; 0.967 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.074      ;
; 0.967 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.074      ;
; 0.980 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.086      ;
; 0.980 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.086      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[2]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[0]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[5]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[3]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[4]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[7]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.048 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[6]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 1.207      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[1]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[2]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[3]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[4]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[5]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.068 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.066      ; 1.218      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_1_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|empty_dff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|rd_ptr_lsb                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.204 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.067      ; 1.355      ;
; 1.401 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 1.710      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_33'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[19]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[22]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[20]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[28]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[8]                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[10]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[9]                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[17]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[15]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[22]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[14]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[13]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[13]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[12]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[11]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.801      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 1.802      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[0]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[1]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[2]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[3]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[4]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[5]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[6]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[7]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[8]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[9]                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[10]                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[11]                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[12]                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[13]                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[31]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[30]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ill_erase_reg                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[29]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.798      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_done                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.664 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[11]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[12]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[13]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[14]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[15]                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 1.802      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.799      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_op_reg                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.046      ; 1.795      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rstat_reg                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 1.793      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg1                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 1.792      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1       ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 1.794      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 1.794      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 1.794      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 1.794      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 0.000        ; 0.046      ; 1.795      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 0.000        ; 0.046      ; 1.795      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|power_up_reg                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.048      ; 1.797      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_busy_qq                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.048      ; 1.797      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[5]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[26]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.799      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_sector_protect_q                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.049      ; 1.798      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[4]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[27]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.799      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_read_status_q                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.049      ; 1.798      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ill_write_reg                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 1.793      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[3]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_sector_erase_q                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.049      ; 1.798      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_erase_reg                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 1.793      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|bulk_erase_reg                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 1.793      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 1.793      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage3_dly_reg                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.046      ; 1.795      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[3]                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[2]                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[6]                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_int[4]                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[7]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[7]                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 1.799      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[6]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.056      ; 1.805      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[16]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.056      ; 1.805      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[19]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[21]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[2]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[23]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[22]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_data_reg[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 1.800      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[18]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 1.801      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.056      ; 1.805      ;
; 1.665 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[14]                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.056      ; 1.805      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 132
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 7.494 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.056  ; 0.143 ; 5.686    ; 0.479   ; 0.000               ;
;  clk_125         ; 6.934  ; 0.186 ; N/A      ; N/A     ; 3.643               ;
;  clk_16mhz       ; 61.550 ; 0.186 ; N/A      ; N/A     ; 30.562              ;
;  clk_33          ; 5.796  ; 0.143 ; 11.056   ; 1.664   ; 4.545               ;
;  clk_50          ; 12.966 ; 0.180 ; N/A      ; N/A     ; 0.000               ;
;  pcie_sys_clk    ; 0.873  ; 0.172 ; 5.686    ; 0.479   ; 3.534               ;
;  refclk          ; N/A    ; N/A   ; N/A      ; N/A     ; 6.000               ;
;  sr_clk_ext      ; 7.721  ; 0.381 ; N/A      ; N/A     ; 10.790              ;
;  sys_clk         ; 0.056  ; 0.172 ; 9.959    ; 0.479   ; 7.129               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_125         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_16mhz       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_33          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pcie_sys_clk    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  refclk          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sr_clk_ext      ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; vme_retry_i_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_sysfail_i_n                                                                                                                                                                               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bclr_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_16mhz                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hreset_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_berr_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_as_i_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ds_i_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ds_i_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_iack_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_dtack_i_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bbsy_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_sysres_i_n                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_gap                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[2]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[1]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[3]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[4]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[5]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[6]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[7]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_acfail_i_n                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD55~                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD56~                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD120~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD121~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD144~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD145~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD165~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD166~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD167~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD168~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD184~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD185~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD232~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD233~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD237~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD238~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD239~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD240~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD276~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD277~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.16e-09 V                   ; 3.18 V              ; -0.174 V            ; 0.153 V                              ; 0.27 V                               ; 2.78e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.16e-09 V                  ; 3.18 V             ; -0.174 V           ; 0.153 V                             ; 0.27 V                              ; 2.78e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.59e-08 V                   ; 3.09 V              ; -0.0263 V           ; 0.078 V                              ; 0.172 V                              ; 1.07e-09 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.59e-08 V                  ; 3.09 V             ; -0.0263 V          ; 0.078 V                             ; 0.172 V                             ; 1.07e-09 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.59e-08 V                   ; 3.09 V              ; -0.0263 V           ; 0.078 V                              ; 0.172 V                              ; 1.07e-09 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.59e-08 V                  ; 3.09 V             ; -0.0263 V          ; 0.078 V                             ; 0.172 V                             ; 1.07e-09 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.08 V              ; -0.0048 V           ; 0.134 V                              ; 0.253 V                              ; 5.72e-09 s                  ; 4.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.85e-06 V                  ; 3.08 V             ; -0.0048 V          ; 0.134 V                             ; 0.253 V                             ; 5.72e-09 s                 ; 4.47e-09 s                 ; Yes                       ; Yes                       ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.08 V              ; -0.0048 V           ; 0.134 V                              ; 0.253 V                              ; 5.72e-09 s                  ; 4.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.85e-06 V                  ; 3.08 V             ; -0.0048 V          ; 0.134 V                             ; 0.253 V                             ; 5.72e-09 s                 ; 4.47e-09 s                 ; Yes                       ; Yes                       ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.12 V              ; -0.066 V            ; 0.228 V                              ; 0.179 V                              ; 6.76e-10 s                  ; 6.29e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.12 V             ; -0.066 V           ; 0.228 V                             ; 0.179 V                             ; 6.76e-10 s                 ; 6.29e-10 s                 ; Yes                       ; No                        ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.12 V              ; -0.066 V            ; 0.228 V                              ; 0.179 V                              ; 6.76e-10 s                  ; 6.29e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.12 V             ; -0.066 V           ; 0.228 V                             ; 0.179 V                             ; 6.76e-10 s                 ; 6.29e-10 s                 ; Yes                       ; No                        ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.96e-06 V                   ; 3.12 V              ; -0.101 V            ; 0.173 V                              ; 0.138 V                              ; 3.18e-10 s                  ; 4.12e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.96e-06 V                  ; 3.12 V             ; -0.101 V           ; 0.173 V                             ; 0.138 V                             ; 3.18e-10 s                 ; 4.12e-10 s                 ; Yes                       ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.73e-06 V                   ; 3.09 V              ; -0.0124 V           ; 0.043 V                              ; 0.154 V                              ; 1.34e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.73e-06 V                  ; 3.09 V             ; -0.0124 V          ; 0.043 V                             ; 0.154 V                             ; 1.34e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.73e-06 V                   ; 3.09 V              ; -0.0124 V           ; 0.043 V                              ; 0.154 V                              ; 1.34e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.73e-06 V                  ; 3.09 V             ; -0.0124 V          ; 0.043 V                             ; 0.154 V                             ; 1.34e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 9.73e-08 V                   ; 3.65 V              ; -0.259 V            ; 0.44 V                               ; 0.331 V                              ; 1.65e-10 s                  ; 2.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 9.73e-08 V                  ; 3.65 V             ; -0.259 V           ; 0.44 V                              ; 0.331 V                             ; 1.65e-10 s                 ; 2.21e-10 s                 ; No                        ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.19e-07 V                   ; 3.5 V               ; -0.0428 V           ; 0.281 V                              ; 0.251 V                              ; 8.73e-10 s                  ; 8.55e-10 s                  ; Yes                        ; No                         ; 3.46 V                      ; 4.19e-07 V                  ; 3.5 V              ; -0.0428 V          ; 0.281 V                             ; 0.251 V                             ; 8.73e-10 s                 ; 8.55e-10 s                 ; Yes                       ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.19e-07 V                   ; 3.5 V               ; -0.0428 V           ; 0.281 V                              ; 0.251 V                              ; 8.73e-10 s                  ; 8.55e-10 s                  ; Yes                        ; No                         ; 3.46 V                      ; 4.19e-07 V                  ; 3.5 V              ; -0.0428 V          ; 0.281 V                             ; 0.251 V                             ; 8.73e-10 s                 ; 8.55e-10 s                 ; Yes                       ; No                        ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+------------+----------+------------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------+--------------+------------+----------+------------+----------+
; clk_16mhz    ; clk_16mhz    ; 1          ; 0        ; 0          ; 0        ;
; clk_33       ; clk_33       ; 6409       ; 1961     ; 2720       ; 966      ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0          ; 0        ;
; clk_50       ; clk_50       ; 2474       ; 0        ; 0          ; 0        ;
; clk_50       ; clk_125      ; 0          ; 0        ; false path ; 0        ;
; clk_125      ; clk_125      ; 1          ; 0        ; 0          ; 1        ;
; clk_50       ; pcie_sys_clk ; 1          ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 39298      ; 0        ; 0          ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0          ; 0        ;
; sys_clk      ; sr_clk_ext   ; 56         ; 0        ; 0          ; 0        ;
; clk_16mhz    ; sys_clk      ; 1          ; 1        ; 0          ; 0        ;
; clk_33       ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; sr_clk_ext   ; sys_clk      ; 32         ; 0        ; 0          ; 0        ;
; sys_clk      ; sys_clk      ; 106923     ; 0        ; 0          ; 0        ;
+--------------+--------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+------------+----------+------------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------+--------------+------------+----------+------------+----------+
; clk_16mhz    ; clk_16mhz    ; 1          ; 0        ; 0          ; 0        ;
; clk_33       ; clk_33       ; 6409       ; 1961     ; 2720       ; 966      ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0          ; 0        ;
; clk_50       ; clk_50       ; 2474       ; 0        ; 0          ; 0        ;
; clk_50       ; clk_125      ; 0          ; 0        ; false path ; 0        ;
; clk_125      ; clk_125      ; 1          ; 0        ; 0          ; 1        ;
; clk_50       ; pcie_sys_clk ; 1          ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 39298      ; 0        ; 0          ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0          ; 0        ;
; sys_clk      ; sr_clk_ext   ; 56         ; 0        ; 0          ; 0        ;
; clk_16mhz    ; sys_clk      ; 1          ; 1        ; 0          ; 0        ;
; clk_33       ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; sr_clk_ext   ; sys_clk      ; 32         ; 0        ; 0          ; 0        ;
; sys_clk      ; sys_clk      ; 106923     ; 0        ; 0          ; 0        ;
+--------------+--------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Recovery Transfers                                                        ;
+--------------+--------------+------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+------------+----------+----------+----------+
; clk_33       ; clk_33       ; 294        ; 0        ; 197      ; 0        ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 67         ; 0        ; 0        ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0        ; 0        ;
; sys_clk      ; sys_clk      ; 2450       ; 0        ; 0        ; 0        ;
+--------------+--------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Removal Transfers                                                         ;
+--------------+--------------+------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+------------+----------+----------+----------+
; clk_33       ; clk_33       ; 294        ; 0        ; 197      ; 0        ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 67         ; 0        ; 0        ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0        ; 0        ;
; sys_clk      ; sys_clk      ; 2450       ; 0        ; 0        ; 0        ;
+--------------+--------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+---------------+
; Target                                                                                                                                   ; Clock        ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+---------------+
; clk_16mhz                                                                                                                                ; clk_16mhz    ; Base      ; Constrained   ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 ;              ; Base      ; Unconstrained ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack                                              ;              ; Base      ; Unconstrained ;
; pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ; pcie_sys_clk ; Base      ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                                                                          ; clk_125      ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                          ; clk_50       ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[2]                                                                                          ; sys_clk      ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[4]                                                                                          ; clk_33       ; Generated ; Constrained   ;
; refclk                                                                                                                                   ; refclk       ; Base      ; Constrained   ;
; sr_clk                                                                                                                                   ; sr_clk_ext   ; Generated ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; clk_16mhz  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_ga[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_gap    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                            ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                                                                ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; sr_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_as_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_bbsy_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_berr_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ds_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_dtack_o  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_scon     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_sysres_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; clk_16mhz  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_ga[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_gap    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                            ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                                                                ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; sr_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_as_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_bbsy_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_berr_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ds_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_dtack_o  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_scon     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_sysres_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Feb 16 15:34:09 2017
Info: Command: quartus_sta A25_top -c A25_top
Info: Using INI file c:/altera/15.1/quartus/bin64/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_1dj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_27l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_3aj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_obj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_tbi1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: '../16z091-01_src/Synthesis/z91_01_tmg_con.sdc'
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(26): pcie_clk could not be matched with a port File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 26
Warning (332049): Ignored create_clock at z91_01_tmg_con.sdc(26): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 26
    Info (332050): create_clock -name pcie_clk     -period 10.000 -waveform {0.000 5.000} [get_ports {pcie_clk}] File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 26
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(29): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[0] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(29): Argument <targets> is not an object ID File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
    Info (332050): create_generated_clock -name {pcie_clk1250} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 25 \
                       -duty_cycle 50 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[0]} File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(29): Argument -source is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(36): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[1] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(36): Argument <targets> is not an object ID File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
    Info (332050): create_generated_clock -name {pcie_clk250_1} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 5 \
                       -duty_cycle 50 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[1]} File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(36): Argument -source is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(43): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[2] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(43): Argument <targets> is not an object ID File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
    Info (332050): create_generated_clock -name {pcie_clk250_2} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 5 \
                       -duty_cycle 20 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[2]} File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(43): Argument -source is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(50): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|icdrclk could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(50): Argument <targets> is not an object ID File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
    Info (332050): create_generated_clock -name {pcie_icdrclk} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 25 \
                       -duty_cycle 50 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|icdrclk} File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(50): Argument -source is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk could not be matched with a clock File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk1250 could not be matched with a clock File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk250_1 could not be matched with a clock File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk250_2 could not be matched with a clock File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_icdrclk could not be matched with a clock File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
    Info (332050): set_clock_groups -exclusive -group {pcie_clk} \
                            -group {pcie_clk1250} \
                            -group {pcie_clk250_1} \
                            -group {pcie_clk250_2} \
                            -group {pcie_icdrclk} File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk1250 could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk250_1 could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk250_2 could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_icdrclk could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(63): clk_wb could not be matched with a clock File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 63
Warning (332049): Ignored set_false_path at z91_01_tmg_con.sdc(63): Argument <to> is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 63
    Info (332050): set_false_path -from [get_clocks {pcie_sys_clk}] -to [get_clocks {clk_wb}] File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 63
Warning (332049): Ignored set_false_path at z91_01_tmg_con.sdc(64): Argument <from> is an empty collection File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 64
    Info (332050): set_false_path -from [get_clocks {clk_wb}] -to [get_clocks {pcie_sys_clk}] File: D:/work_a25/16a025-00_src/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 64
Info (332104): Reading SDC File: 'A25_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at A25_top.sdc(88): gpio* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 88
Warning (332049): Ignored set_input_delay at A25_top.sdc(88): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 88
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_clk}]  10.000 [get_ports {gpio*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 88
Warning (332049): Ignored set_input_delay at A25_top.sdc(89): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 89
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {gpio*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 89
Warning (332174): Ignored filter at A25_top.sdc(92): mm_dreq_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 92
Warning (332049): Ignored set_input_delay at A25_top.sdc(92): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 92
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_dreq_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 92
Warning (332049): Ignored set_input_delay at A25_top.sdc(93): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 93
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_dreq_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 93
Warning (332174): Ignored filter at A25_top.sdc(94): mm_dtack_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 94
Warning (332049): Ignored set_input_delay at A25_top.sdc(94): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 94
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_dtack_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 94
Warning (332049): Ignored set_input_delay at A25_top.sdc(95): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 95
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_dtack_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 95
Warning (332174): Ignored filter at A25_top.sdc(96): mm_irq_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 96
Warning (332049): Ignored set_input_delay at A25_top.sdc(96): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 96
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_irq_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 96
Warning (332049): Ignored set_input_delay at A25_top.sdc(97): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 97
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_irq_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 97
Warning (332174): Ignored filter at A25_top.sdc(98): mm_trig* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 98
Warning (332049): Ignored set_input_delay at A25_top.sdc(98): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 98
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_trig*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 98
Warning (332049): Ignored set_input_delay at A25_top.sdc(99): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 99
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_trig*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 99
Warning (332049): Ignored set_input_delay at A25_top.sdc(100): Positional argument: object_list targets with value [get_ports {sr_a[*}] contains no input ports File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 100
    Info (332050): set_input_delay -add_delay -max -clock sr_clk_ext  8.500 [get_ports {sr_a[*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 100
Warning (332049): Ignored set_input_delay at A25_top.sdc(101): Positional argument: object_list targets with value [get_ports {sr_a[*}] contains no input ports File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 101
    Info (332050): set_input_delay -add_delay -min -clock sr_clk_ext  3.100 [get_ports {sr_a[*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 101
Warning (332049): Ignored set_output_delay at A25_top.sdc(150): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 150
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  1.000 [get_ports {gpio*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 150
Warning (332049): Ignored set_output_delay at A25_top.sdc(151): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 151
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {gpio*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 151
Warning (332174): Ignored filter at A25_top.sdc(154): mm_a[* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 154
Warning (332049): Ignored set_output_delay at A25_top.sdc(154): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 154
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_a[*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 154
Warning (332049): Ignored set_output_delay at A25_top.sdc(155): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 155
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_a[*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 155
Warning (332174): Ignored filter at A25_top.sdc(156): mm_as_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 156
Warning (332049): Ignored set_output_delay at A25_top.sdc(156): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 156
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_as_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 156
Warning (332049): Ignored set_output_delay at A25_top.sdc(157): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 157
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_as_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 157
Warning (332174): Ignored filter at A25_top.sdc(158): mm_clk* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 158
Warning (332049): Ignored set_output_delay at A25_top.sdc(158): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 158
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_clk*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 158
Warning (332049): Ignored set_output_delay at A25_top.sdc(159): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 159
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_clk*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 159
Warning (332174): Ignored filter at A25_top.sdc(160): mm_cs_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 160
Warning (332049): Ignored set_output_delay at A25_top.sdc(160): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 160
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_cs_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 160
Warning (332049): Ignored set_output_delay at A25_top.sdc(161): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 161
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_cs_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 161
Warning (332174): Ignored filter at A25_top.sdc(162): mm_dack_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 162
Warning (332049): Ignored set_output_delay at A25_top.sdc(162): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 162
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_dack_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 162
Warning (332049): Ignored set_output_delay at A25_top.sdc(163): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 163
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_dack_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 163
Warning (332174): Ignored filter at A25_top.sdc(164): mm_ds_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 164
Warning (332049): Ignored set_output_delay at A25_top.sdc(164): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 164
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_ds_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 164
Warning (332049): Ignored set_output_delay at A25_top.sdc(165): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 165
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_ds_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 165
Warning (332174): Ignored filter at A25_top.sdc(166): mm_iack_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 166
Warning (332049): Ignored set_output_delay at A25_top.sdc(166): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 166
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_iack_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 166
Warning (332049): Ignored set_output_delay at A25_top.sdc(167): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 167
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_iack_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 167
Warning (332174): Ignored filter at A25_top.sdc(168): mm_reset_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 168
Warning (332049): Ignored set_output_delay at A25_top.sdc(168): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 168
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_reset_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 168
Warning (332049): Ignored set_output_delay at A25_top.sdc(169): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 169
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_reset_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 169
Warning (332049): Ignored set_output_delay at A25_top.sdc(170): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 170
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_trig*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 170
Warning (332049): Ignored set_output_delay at A25_top.sdc(171): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 171
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_trig*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 171
Warning (332174): Ignored filter at A25_top.sdc(172): mm_write_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 172
Warning (332049): Ignored set_output_delay at A25_top.sdc(172): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 172
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_write_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 172
Warning (332049): Ignored set_output_delay at A25_top.sdc(173): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 173
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_write_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 173
Warning (332174): Ignored filter at A25_top.sdc(193): vme_br_o_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 193
Warning (332049): Ignored set_output_delay at A25_top.sdc(193): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 193
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_br_o_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 193
Warning (332049): Ignored set_output_delay at A25_top.sdc(194): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 194
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_br_o_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 194
Warning (332174): Ignored filter at A25_top.sdc(209): vme_as_oe_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 209
Warning (332049): Ignored set_output_delay at A25_top.sdc(209): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 209
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_as_oe_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 209
Warning (332049): Ignored set_output_delay at A25_top.sdc(210): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 210
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_as_oe_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 210
Warning (332174): Ignored filter at A25_top.sdc(211): vme_bbsy_o_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 211
Warning (332049): Ignored set_output_delay at A25_top.sdc(211): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 211
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_bbsy_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 211
Warning (332049): Ignored set_output_delay at A25_top.sdc(212): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 212
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_bbsy_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 212
Warning (332174): Ignored filter at A25_top.sdc(215): vme_berr_o_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 215
Warning (332049): Ignored set_output_delay at A25_top.sdc(215): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 215
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_berr_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 215
Warning (332049): Ignored set_output_delay at A25_top.sdc(216): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 216
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_berr_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 216
Warning (332174): Ignored filter at A25_top.sdc(227): vme_ds_oe_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 227
Warning (332049): Ignored set_output_delay at A25_top.sdc(227): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 227
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_ds_oe_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 227
Warning (332049): Ignored set_output_delay at A25_top.sdc(228): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 228
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_ds_oe_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 228
Warning (332174): Ignored filter at A25_top.sdc(229): vme_dtack_o_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 229
Warning (332049): Ignored set_output_delay at A25_top.sdc(229): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 229
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_dtack_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 229
Warning (332049): Ignored set_output_delay at A25_top.sdc(230): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 230
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_dtack_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 230
Warning (332174): Ignored filter at A25_top.sdc(235): vme_irq_o_n* could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 235
Warning (332049): Ignored set_output_delay at A25_top.sdc(235): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 235
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_irq_o_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 235
Warning (332049): Ignored set_output_delay at A25_top.sdc(236): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 236
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_irq_o_n*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 236
Warning (332174): Ignored filter at A25_top.sdc(239): vme_retry_oe_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 239
Warning (332049): Ignored set_output_delay at A25_top.sdc(239): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 239
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_retry_oe_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 239
Warning (332049): Ignored set_output_delay at A25_top.sdc(240): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 240
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_retry_oe_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 240
Warning (332174): Ignored filter at A25_top.sdc(241): vme_scon_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 241
Warning (332049): Ignored set_output_delay at A25_top.sdc(241): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 241
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_scon_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 241
Warning (332049): Ignored set_output_delay at A25_top.sdc(242): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 242
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_scon_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 242
Warning (332174): Ignored filter at A25_top.sdc(245): vme_sysfail_o_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 245
Warning (332049): Ignored set_output_delay at A25_top.sdc(245): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 245
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_sysfail_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 245
Warning (332049): Ignored set_output_delay at A25_top.sdc(246): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 246
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_sysfail_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 246
Warning (332174): Ignored filter at A25_top.sdc(247): vme_sysres_o_n could not be matched with a port File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 247
Warning (332049): Ignored set_output_delay at A25_top.sdc(247): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 247
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_sysres_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 247
Warning (332049): Ignored set_output_delay at A25_top.sdc(248): Argument <targets> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 248
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_sysres_o_n}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 248
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_icdrclk could not be matched with a clock File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_clk[0] could not be matched with a clock File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_clk[1] could not be matched with a clock File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_clk[2] could not be matched with a clock File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_icdrclk could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
    Info (332050): set_clock_groups -exclusive -group {refclk} \
                            -group {clk_125} \
                            -group {clk_50} \
                            -group {sys_clk} \
                            -group {pcie_icdrclk} \
                            -group {pcie_clk[0]} \
                            -group {pcie_clk[1]} \
                            -group {pcie_clk[2]} \
                            -group {clk_33} \
 File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_clk[0] could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_clk[1] could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_clk[2] could not match any element of the following types: ( clk ) File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 267
Warning (332049): Ignored set_false_path at A25_top.sdc(280): Argument <to> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 280
    Info (332050): set_false_path -from [get_clocks {clk_16mhz}] -to [get_ports {mm_clk*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 280
Warning (332174): Ignored filter at A25_top.sdc(283): altera_reserved_tck could not be matched with a clock File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 283
Warning (332049): Ignored set_false_path at A25_top.sdc(283): Argument <to> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 283
    Info (332050): set_false_path  -from  [get_clocks {clk_16mhz}]  -to  [get_clocks {altera_reserved_tck}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 283
Warning (332174): Ignored filter at A25_top.sdc(288): *ws_dgrp|dffpipe_re9:dffpipe18|dffe19a* could not be matched with a keeper File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 288
Warning (332049): Ignored set_false_path at A25_top.sdc(288): Argument <to> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 288
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_re9:dffpipe18|dffe19a*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 288
Warning (332174): Ignored filter at A25_top.sdc(289): *rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a* could not be matched with a keeper File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 289
Warning (332049): Ignored set_false_path at A25_top.sdc(289): Argument <to> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 289
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a*}] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 289
Warning (332174): Ignored filter at A25_top.sdc(348): sld* could not be matched with a register File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 348
Warning (332049): Ignored set_false_path at A25_top.sdc(348): Argument <to> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 348
    Info (332050): set_false_path -from *                    -to [get_registers sld*] File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 348
Warning (332049): Ignored set_false_path at A25_top.sdc(349): Argument <from> is an empty collection File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 349
    Info (332050): set_false_path -from [get_registers sld*] -to *  File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 349
Warning (332174): Ignored filter at A25_top.sdc(354): altera_reserved_tdi could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 354
Warning (332049): Ignored set_false_path at A25_top.sdc(354): Argument <from> is not an object ID File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 354
    Info (332050): set_false_path -from altera_reserved_tdi -to * File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 354
Warning (332174): Ignored filter at A25_top.sdc(355): altera_reserved_tms could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 355
Warning (332049): Ignored set_false_path at A25_top.sdc(355): Argument <from> is not an object ID File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 355
    Info (332050): set_false_path -from altera_reserved_tms -to * File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 355
Warning (332174): Ignored filter at A25_top.sdc(356): altera_reserved_tdo could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 356
Warning (332049): Ignored set_false_path at A25_top.sdc(356): Argument <to> is not an object ID File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 356
    Info (332050): set_false_path -from * -to altera_reserved_tdo File: D:/work_a25/16a025-00_src/Synthesis/A25_top.sdc Line: 356
Warning (332060): Node: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[0] is being clocked by ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0
Warning (332060): Node: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] is being clocked by ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0|dpclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 62.500
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.056               0.000 sys_clk 
    Info (332119):     0.873               0.000 pcie_sys_clk 
    Info (332119):     5.796               0.000 clk_33 
    Info (332119):     6.934               0.000 clk_125 
    Info (332119):     7.721               0.000 sr_clk_ext 
    Info (332119):    12.966               0.000 clk_50 
    Info (332119):    61.550               0.000 clk_16mhz 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 clk_33 
    Info (332119):     0.386               0.000 sys_clk 
    Info (332119):     0.387               0.000 pcie_sys_clk 
    Info (332119):     0.403               0.000 clk_50 
    Info (332119):     0.408               0.000 clk_125 
    Info (332119):     0.423               0.000 clk_16mhz 
    Info (332119):     1.088               0.000 sr_clk_ext 
Info (332146): Worst-case recovery slack is 5.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.686               0.000 pcie_sys_clk 
    Info (332119):     9.959               0.000 sys_clk 
    Info (332119):    11.056               0.000 clk_33 
Info (332146): Worst-case removal slack is 1.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.011               0.000 pcie_sys_clk 
    Info (332119):     1.012               0.000 sys_clk 
    Info (332119):     3.138               0.000 clk_33 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_50 
    Info (332119):     3.593               0.000 pcie_sys_clk 
    Info (332119):     3.643               0.000 clk_125 
    Info (332119):     4.545               0.000 clk_33 
    Info (332119):     6.000               0.000 refclk 
    Info (332119):     7.132               0.000 sys_clk 
    Info (332119):    10.790               0.000 sr_clk_ext 
    Info (332119):    31.019               0.000 clk_16mhz 
Info (332114): Report Metastability: Found 132 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 132
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 6.934 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[0] is being clocked by ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0
Warning (332060): Node: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] is being clocked by ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0|dpclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 62.500
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 0.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.853               0.000 sys_clk 
    Info (332119):     1.027               0.000 pcie_sys_clk 
    Info (332119):     6.358               0.000 clk_33 
    Info (332119):     7.038               0.000 clk_125 
    Info (332119):     8.057               0.000 sr_clk_ext 
    Info (332119):    13.502               0.000 clk_50 
    Info (332119):    61.649               0.000 clk_16mhz 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.335               0.000 sys_clk 
    Info (332119):     0.336               0.000 pcie_sys_clk 
    Info (332119):     0.343               0.000 clk_33 
    Info (332119):     0.351               0.000 clk_50 
    Info (332119):     0.362               0.000 clk_125 
    Info (332119):     0.387               0.000 clk_16mhz 
    Info (332119):     0.913               0.000 sr_clk_ext 
Info (332146): Worst-case recovery slack is 5.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.897               0.000 pcie_sys_clk 
    Info (332119):    10.456               0.000 sys_clk 
    Info (332119):    11.456               0.000 clk_33 
Info (332146): Worst-case removal slack is 0.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.913               0.000 sys_clk 
    Info (332119):     0.916               0.000 pcie_sys_clk 
    Info (332119):     2.765               0.000 clk_33 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_50 
    Info (332119):     3.534               0.000 pcie_sys_clk 
    Info (332119):     3.646               0.000 clk_125 
    Info (332119):     4.766               0.000 clk_33 
    Info (332119):     6.000               0.000 refclk 
    Info (332119):     7.129               0.000 sys_clk 
    Info (332119):    10.790               0.000 sr_clk_ext 
    Info (332119):    31.012               0.000 clk_16mhz 
Info (332114): Report Metastability: Found 132 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 132
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 7.038 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[0] is being clocked by ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0
Warning (332060): Node: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] is being clocked by ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0|dpclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 62.500
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 1.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.309               0.000 sys_clk 
    Info (332119):     2.534               0.000 pcie_sys_clk 
    Info (332119):     7.494               0.000 clk_125 
    Info (332119):     9.747               0.000 sr_clk_ext 
    Info (332119):    10.641               0.000 clk_33 
    Info (332119):    16.547               0.000 clk_50 
    Info (332119):    61.999               0.000 clk_16mhz 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 clk_33 
    Info (332119):     0.172               0.000 pcie_sys_clk 
    Info (332119):     0.172               0.000 sys_clk 
    Info (332119):     0.180               0.000 clk_50 
    Info (332119):     0.186               0.000 clk_125 
    Info (332119):     0.186               0.000 clk_16mhz 
    Info (332119):     0.381               0.000 sr_clk_ext 
Info (332146): Worst-case recovery slack is 6.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.811               0.000 pcie_sys_clk 
    Info (332119):    12.353               0.000 sys_clk 
    Info (332119):    12.985               0.000 clk_33 
Info (332146): Worst-case removal slack is 0.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.479               0.000 pcie_sys_clk 
    Info (332119):     0.479               0.000 sys_clk 
    Info (332119):     1.664               0.000 clk_33 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_50 
    Info (332119):     3.676               0.000 pcie_sys_clk 
    Info (332119):     3.744               0.000 clk_125 
    Info (332119):     4.733               0.000 clk_33 
    Info (332119):     6.000               0.000 refclk 
    Info (332119):     7.241               0.000 sys_clk 
    Info (332119):    11.000               0.000 sr_clk_ext 
    Info (332119):    30.562               0.000 clk_16mhz 
Info (332114): Report Metastability: Found 132 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 132
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 7.494 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 1030 megabytes
    Info: Processing ended: Thu Feb 16 15:34:19 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


