# Reading pref.tcl
# do Sumador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/Exec/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:51 on Aug 17,2022
# vcom -reportprogress 300 -2008 -work work D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador
# -- Compiling architecture compuerta of sumador
# End time: 16:35:51 on Aug 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:51 on Aug 17,2022
# vcom -reportprogress 300 -2008 -work work D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador_5b
# -- Compiling architecture structural of sumador_5b
# End time: 16:35:51 on Aug 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:51 on Aug 17,2022
# vcom -reportprogress 300 -2008 -work work D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_sumadores
# -- Compiling architecture Testing of test_sumadores
# End time: 16:35:51 on Aug 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  test_sumadores
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" test_sumadores 
# Start time: 16:35:51 on Aug 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_sumadores(testing)
# Loading work.sumador(compuerta)
# Loading work.sumador_5b(structural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:10:13 on Aug 17,2022, Elapsed time: 0:34:22
# Errors: 0, Warnings: 0
