// Seed: 3298098318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10, id_11;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1,
    input wor  id_2,
    input tri1 id_3,
    input tri1 id_4
);
  tri  id_6;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6, id_6
  );
  assign id_6 = id_4 & 1 - 1;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
endmodule
