Classic Timing Analyzer report for lab3-flag
Sat May 04 12:50:30 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.880 ns    ; R[3]                    ; 7476:inst21|8~_emulated ; --         ; SF       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.791 ns    ; 7476:inst21|8~_emulated ; Q                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.358 ns    ; CLR                     ; Q                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.307 ns   ; R[1]                    ; 7476:inst21|8~_emulated ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SF              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                      ; To Clock ;
+-------+--------------+------------+------+-------------------------+----------+
; N/A   ; None         ; 1.880 ns   ; R[3] ; 7476:inst21|8~_emulated ; SF       ;
; N/A   ; None         ; 1.651 ns   ; R[2] ; 7476:inst21|8~_emulated ; SF       ;
; N/A   ; None         ; 1.388 ns   ; R[4] ; 7476:inst21|8~_emulated ; SF       ;
; N/A   ; None         ; 1.252 ns   ; R[1] ; 7476:inst21|8~_emulated ; SF       ;
; N/A   ; None         ; 1.165 ns   ; R[3] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A   ; None         ; 0.936 ns   ; R[2] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A   ; None         ; 0.673 ns   ; R[4] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A   ; None         ; 0.537 ns   ; R[1] ; 7476:inst21|8~_emulated ; CLK      ;
+-------+--------------+------------+------+-------------------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To ; From Clock ;
+-------+--------------+------------+-------------------------+----+------------+
; N/A   ; None         ; 8.791 ns   ; 7476:inst21|8~_emulated ; Q  ; CLK        ;
; N/A   ; None         ; 8.076 ns   ; 7476:inst21|8~_emulated ; Q  ; SF         ;
+-------+--------------+------------+-------------------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 6.358 ns        ; CLR  ; Q  ;
; N/A   ; None              ; 6.231 ns        ; SET  ; Q  ;
+-------+-------------------+-----------------+------+----+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------+----------+
; N/A           ; None        ; -0.307 ns ; R[1] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -0.443 ns ; R[4] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -0.706 ns ; R[2] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -0.935 ns ; R[3] ; 7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -1.022 ns ; R[1] ; 7476:inst21|8~_emulated ; SF       ;
; N/A           ; None        ; -1.158 ns ; R[4] ; 7476:inst21|8~_emulated ; SF       ;
; N/A           ; None        ; -1.421 ns ; R[2] ; 7476:inst21|8~_emulated ; SF       ;
; N/A           ; None        ; -1.650 ns ; R[3] ; 7476:inst21|8~_emulated ; SF       ;
+---------------+-------------+-----------+------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 04 12:50:30 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-flag -c lab3-flag --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "7476:inst21|8~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "SF" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst6" as buffer
Info: No valid register-to-register data paths exist for clock "CLK"
Info: No valid register-to-register data paths exist for clock "SF"
Info: tsu for register "7476:inst21|8~_emulated" (data pin = "R[3]", clock pin = "SF") is 1.880 ns
    Info: + Longest pin to register delay is 4.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'R[3]'
        Info: 2: + IC(2.385 ns) + CELL(0.438 ns) = 3.822 ns; Loc. = LCCOMB_X64_Y19_N6; Fanout = 1; COMB Node = 'inst~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 4.226 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 1; COMB Node = '7476:inst21|8~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.310 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21|8~_emulated'
        Info: Total cell delay = 1.671 ns ( 38.77 % )
        Info: Total interconnect delay = 2.639 ns ( 61.23 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "SF" to destination register is 2.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'SF'
        Info: 2: + IC(0.362 ns) + CELL(0.271 ns) = 1.632 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 1; COMB Node = 'inst6'
        Info: 3: + IC(0.225 ns) + CELL(0.537 ns) = 2.394 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21|8~_emulated'
        Info: Total cell delay = 1.807 ns ( 75.48 % )
        Info: Total interconnect delay = 0.587 ns ( 24.52 % )
Info: tco from clock "CLK" to destination pin "Q" through register "7476:inst21|8~_emulated" is 8.791 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.335 ns) + CELL(0.150 ns) = 2.347 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 1; COMB Node = 'inst6'
        Info: 3: + IC(0.225 ns) + CELL(0.537 ns) = 3.109 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21|8~_emulated'
        Info: Total cell delay = 1.549 ns ( 49.82 % )
        Info: Total interconnect delay = 1.560 ns ( 50.18 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21|8~_emulated'
        Info: 2: + IC(0.305 ns) + CELL(0.419 ns) = 0.724 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = '7476:inst21|8~head_lut'
        Info: 3: + IC(1.890 ns) + CELL(2.818 ns) = 5.432 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 3.237 ns ( 59.59 % )
        Info: Total interconnect delay = 2.195 ns ( 40.41 % )
Info: Longest tpd from source pin "CLR" to destination pin "Q" is 6.358 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'CLR'
    Info: 2: + IC(0.376 ns) + CELL(0.275 ns) = 1.650 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = '7476:inst21|8~head_lut'
    Info: 3: + IC(1.890 ns) + CELL(2.818 ns) = 6.358 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 4.092 ns ( 64.36 % )
    Info: Total interconnect delay = 2.266 ns ( 35.64 % )
Info: th for register "7476:inst21|8~_emulated" (data pin = "R[1]", clock pin = "CLK") is -0.307 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.335 ns) + CELL(0.150 ns) = 2.347 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 1; COMB Node = 'inst6'
        Info: 3: + IC(0.225 ns) + CELL(0.537 ns) = 3.109 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21|8~_emulated'
        Info: Total cell delay = 1.549 ns ( 49.82 % )
        Info: Total interconnect delay = 1.560 ns ( 50.18 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'R[1]'
        Info: 2: + IC(2.056 ns) + CELL(0.149 ns) = 3.194 ns; Loc. = LCCOMB_X64_Y19_N6; Fanout = 1; COMB Node = 'inst~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 3.598 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 1; COMB Node = '7476:inst21|8~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.682 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21|8~_emulated'
        Info: Total cell delay = 1.372 ns ( 37.26 % )
        Info: Total interconnect delay = 2.310 ns ( 62.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Sat May 04 12:50:31 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


