
ubuntu-preinstalled/groff:     file format elf32-littlearm


Disassembly of section .init:

00002b88 <.init>:
    2b88:	push	{r3, lr}
    2b8c:	bl	44a4 <__printf_chk@plt+0x15c4>
    2b90:	pop	{r3, pc}

Disassembly of section .plt:

00002b94 <__aeabi_atexit@plt-0x14>:
    2b94:	push	{lr}		; (str lr, [sp, #-4]!)
    2b98:	ldr	lr, [pc, #4]	; 2ba4 <__aeabi_atexit@plt-0x4>
    2b9c:	add	lr, pc, lr
    2ba0:	ldr	pc, [lr, #8]!
    2ba4:	muleq	r1, r0, r2

00002ba8 <__aeabi_atexit@plt>:
    2ba8:			; <UNDEFINED> instruction: 0xe7fd4778
    2bac:	add	ip, pc, #0, 12
    2bb0:	add	ip, ip, #118784	; 0x1d000
    2bb4:	ldr	pc, [ip, #652]!	; 0x28c

00002bb8 <strcasecmp@plt>:
    2bb8:	add	ip, pc, #0, 12
    2bbc:	add	ip, ip, #118784	; 0x1d000
    2bc0:	ldr	pc, [ip, #644]!	; 0x284

00002bc4 <strtol@plt>:
    2bc4:	add	ip, pc, #0, 12
    2bc8:	add	ip, ip, #118784	; 0x1d000
    2bcc:	ldr	pc, [ip, #636]!	; 0x27c

00002bd0 <free@plt>:
    2bd0:			; <UNDEFINED> instruction: 0xe7fd4778
    2bd4:	add	ip, pc, #0, 12
    2bd8:	add	ip, ip, #118784	; 0x1d000
    2bdc:	ldr	pc, [ip, #624]!	; 0x270

00002be0 <strncmp@plt>:
    2be0:	add	ip, pc, #0, 12
    2be4:	add	ip, ip, #118784	; 0x1d000
    2be8:	ldr	pc, [ip, #616]!	; 0x268

00002bec <__aeabi_uidivmod@plt>:
    2bec:	add	ip, pc, #0, 12
    2bf0:	add	ip, ip, #118784	; 0x1d000
    2bf4:	ldr	pc, [ip, #608]!	; 0x260

00002bf8 <wait@plt>:
    2bf8:	add	ip, pc, #0, 12
    2bfc:	add	ip, ip, #118784	; 0x1d000
    2c00:	ldr	pc, [ip, #600]!	; 0x258

00002c04 <exit@plt>:
    2c04:	add	ip, pc, #0, 12
    2c08:	add	ip, ip, #118784	; 0x1d000
    2c0c:	ldr	pc, [ip, #592]!	; 0x250

00002c10 <strerror@plt>:
    2c10:	add	ip, pc, #0, 12
    2c14:	add	ip, ip, #118784	; 0x1d000
    2c18:	ldr	pc, [ip, #584]!	; 0x248

00002c1c <stpcpy@plt>:
    2c1c:	add	ip, pc, #0, 12
    2c20:	add	ip, ip, #118784	; 0x1d000
    2c24:	ldr	pc, [ip, #576]!	; 0x240

00002c28 <puts@plt>:
    2c28:	add	ip, pc, #0, 12
    2c2c:	add	ip, ip, #118784	; 0x1d000
    2c30:	ldr	pc, [ip, #568]!	; 0x238

00002c34 <realpath@plt>:
    2c34:			; <UNDEFINED> instruction: 0xe7fd4778
    2c38:	add	ip, pc, #0, 12
    2c3c:	add	ip, ip, #118784	; 0x1d000
    2c40:	ldr	pc, [ip, #556]!	; 0x22c

00002c44 <strtok@plt>:
    2c44:	add	ip, pc, #0, 12
    2c48:	add	ip, ip, #118784	; 0x1d000
    2c4c:	ldr	pc, [ip, #548]!	; 0x224

00002c50 <close@plt>:
    2c50:	add	ip, pc, #0, 12
    2c54:	add	ip, ip, #118784	; 0x1d000
    2c58:	ldr	pc, [ip, #540]!	; 0x21c

00002c5c <_Znaj@plt>:
    2c5c:			; <UNDEFINED> instruction: 0xe7fd4778
    2c60:	add	ip, pc, #0, 12
    2c64:	add	ip, ip, #118784	; 0x1d000
    2c68:	ldr	pc, [ip, #528]!	; 0x210

00002c6c <abort@plt>:
    2c6c:	add	ip, pc, #0, 12
    2c70:	add	ip, ip, #118784	; 0x1d000
    2c74:	ldr	pc, [ip, #520]!	; 0x208

00002c78 <setbuf@plt>:
    2c78:	add	ip, pc, #0, 12
    2c7c:	add	ip, ip, #118784	; 0x1d000
    2c80:	ldr	pc, [ip, #512]!	; 0x200

00002c84 <wcwidth@plt>:
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #118784	; 0x1d000
    2c8c:	ldr	pc, [ip, #504]!	; 0x1f8

00002c90 <kill@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #118784	; 0x1d000
    2c98:	ldr	pc, [ip, #496]!	; 0x1f0

00002c9c <realloc@plt>:
    2c9c:	add	ip, pc, #0, 12
    2ca0:	add	ip, ip, #118784	; 0x1d000
    2ca4:	ldr	pc, [ip, #488]!	; 0x1e8

00002ca8 <strcpy@plt>:
    2ca8:			; <UNDEFINED> instruction: 0xe7fd4778
    2cac:	add	ip, pc, #0, 12
    2cb0:	add	ip, ip, #118784	; 0x1d000
    2cb4:	ldr	pc, [ip, #476]!	; 0x1dc

00002cb8 <strcat@plt>:
    2cb8:	add	ip, pc, #0, 12
    2cbc:	add	ip, ip, #118784	; 0x1d000
    2cc0:	ldr	pc, [ip, #468]!	; 0x1d4

00002cc4 <__stack_chk_fail@plt>:
    2cc4:	add	ip, pc, #0, 12
    2cc8:	add	ip, ip, #118784	; 0x1d000
    2ccc:	ldr	pc, [ip, #460]!	; 0x1cc

00002cd0 <__cxa_end_cleanup@plt>:
    2cd0:	add	ip, pc, #0, 12
    2cd4:	add	ip, ip, #118784	; 0x1d000
    2cd8:	ldr	pc, [ip, #452]!	; 0x1c4

00002cdc <fork@plt>:
    2cdc:	add	ip, pc, #0, 12
    2ce0:	add	ip, ip, #118784	; 0x1d000
    2ce4:	ldr	pc, [ip, #444]!	; 0x1bc

00002ce8 <access@plt>:
    2ce8:	add	ip, pc, #0, 12
    2cec:	add	ip, ip, #118784	; 0x1d000
    2cf0:	ldr	pc, [ip, #436]!	; 0x1b4

00002cf4 <putc@plt>:
    2cf4:			; <UNDEFINED> instruction: 0xe7fd4778
    2cf8:	add	ip, pc, #0, 12
    2cfc:	add	ip, ip, #118784	; 0x1d000
    2d00:	ldr	pc, [ip, #424]!	; 0x1a8

00002d04 <__strcpy_chk@plt>:
    2d04:	add	ip, pc, #0, 12
    2d08:	add	ip, ip, #118784	; 0x1d000
    2d0c:	ldr	pc, [ip, #416]!	; 0x1a0

00002d10 <getc@plt>:
    2d10:	add	ip, pc, #0, 12
    2d14:	add	ip, ip, #118784	; 0x1d000
    2d18:	ldr	pc, [ip, #408]!	; 0x198

00002d1c <_ZdaPv@plt>:
    2d1c:			; <UNDEFINED> instruction: 0xe7fd4778
    2d20:	add	ip, pc, #0, 12
    2d24:	add	ip, ip, #118784	; 0x1d000
    2d28:	ldr	pc, [ip, #396]!	; 0x18c

00002d2c <__ctype_b_loc@plt>:
    2d2c:	add	ip, pc, #0, 12
    2d30:	add	ip, ip, #118784	; 0x1d000
    2d34:	ldr	pc, [ip, #388]!	; 0x184

00002d38 <__aeabi_uidiv@plt>:
    2d38:	add	ip, pc, #0, 12
    2d3c:	add	ip, ip, #118784	; 0x1d000
    2d40:	ldr	pc, [ip, #380]!	; 0x17c

00002d44 <fgets@plt>:
    2d44:	add	ip, pc, #0, 12
    2d48:	add	ip, ip, #118784	; 0x1d000
    2d4c:	ldr	pc, [ip, #372]!	; 0x174

00002d50 <__aeabi_idiv@plt>:
    2d50:	add	ip, pc, #0, 12
    2d54:	add	ip, ip, #118784	; 0x1d000
    2d58:	ldr	pc, [ip, #364]!	; 0x16c

00002d5c <fputc@plt>:
    2d5c:	add	ip, pc, #0, 12
    2d60:	add	ip, ip, #118784	; 0x1d000
    2d64:	ldr	pc, [ip, #356]!	; 0x164

00002d68 <fwrite@plt>:
    2d68:	add	ip, pc, #0, 12
    2d6c:	add	ip, ip, #118784	; 0x1d000
    2d70:	ldr	pc, [ip, #348]!	; 0x15c

00002d74 <pathconf@plt>:
    2d74:			; <UNDEFINED> instruction: 0xe7fd4778
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #118784	; 0x1d000
    2d80:	ldr	pc, [ip, #336]!	; 0x150

00002d84 <memcpy@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #118784	; 0x1d000
    2d8c:	ldr	pc, [ip, #328]!	; 0x148

00002d90 <tan@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #118784	; 0x1d000
    2d98:	ldr	pc, [ip, #320]!	; 0x140

00002d9c <malloc@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #118784	; 0x1d000
    2da4:	ldr	pc, [ip, #312]!	; 0x138

00002da8 <strlen@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #118784	; 0x1d000
    2db0:	ldr	pc, [ip, #304]!	; 0x130

00002db4 <__snprintf_chk@plt>:
    2db4:	add	ip, pc, #0, 12
    2db8:	add	ip, ip, #118784	; 0x1d000
    2dbc:	ldr	pc, [ip, #296]!	; 0x128

00002dc0 <fclose@plt>:
    2dc0:	add	ip, pc, #0, 12
    2dc4:	add	ip, ip, #118784	; 0x1d000
    2dc8:	ldr	pc, [ip, #288]!	; 0x120

00002dcc <write@plt>:
    2dcc:			; <UNDEFINED> instruction: 0xe7fd4778
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #118784	; 0x1d000
    2dd8:	ldr	pc, [ip, #276]!	; 0x114

00002ddc <__gxx_personality_v0@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #118784	; 0x1d000
    2de4:	ldr	pc, [ip, #268]!	; 0x10c

00002de8 <_exit@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #118784	; 0x1d000
    2df0:	ldr	pc, [ip, #260]!	; 0x104

00002df4 <strcmp@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #118784	; 0x1d000
    2dfc:	ldr	pc, [ip, #252]!	; 0xfc

00002e00 <__errno_location@plt>:
    2e00:	add	ip, pc, #0, 12
    2e04:	add	ip, ip, #118784	; 0x1d000
    2e08:	ldr	pc, [ip, #244]!	; 0xf4

00002e0c <putenv@plt>:
    2e0c:	add	ip, pc, #0, 12
    2e10:	add	ip, ip, #118784	; 0x1d000
    2e14:	ldr	pc, [ip, #236]!	; 0xec

00002e18 <memchr@plt>:
    2e18:	add	ip, pc, #0, 12
    2e1c:	add	ip, ip, #118784	; 0x1d000
    2e20:	ldr	pc, [ip, #228]!	; 0xe4

00002e24 <sscanf@plt>:
    2e24:	add	ip, pc, #0, 12
    2e28:	add	ip, ip, #118784	; 0x1d000
    2e2c:	ldr	pc, [ip, #220]!	; 0xdc

00002e30 <fflush@plt>:
    2e30:			; <UNDEFINED> instruction: 0xe7fd4778
    2e34:	add	ip, pc, #0, 12
    2e38:	add	ip, ip, #118784	; 0x1d000
    2e3c:	ldr	pc, [ip, #208]!	; 0xd0

00002e40 <fopen64@plt>:
    2e40:	add	ip, pc, #0, 12
    2e44:	add	ip, ip, #118784	; 0x1d000
    2e48:	ldr	pc, [ip, #200]!	; 0xc8

00002e4c <memcmp@plt>:
    2e4c:	add	ip, pc, #0, 12
    2e50:	add	ip, ip, #118784	; 0x1d000
    2e54:	ldr	pc, [ip, #192]!	; 0xc0

00002e58 <__sprintf_chk@plt>:
    2e58:	add	ip, pc, #0, 12
    2e5c:	add	ip, ip, #118784	; 0x1d000
    2e60:	ldr	pc, [ip, #184]!	; 0xb8

00002e64 <strrchr@plt>:
    2e64:	add	ip, pc, #0, 12
    2e68:	add	ip, ip, #118784	; 0x1d000
    2e6c:	ldr	pc, [ip, #176]!	; 0xb0

00002e70 <fputs@plt>:
    2e70:			; <UNDEFINED> instruction: 0xe7fd4778
    2e74:	add	ip, pc, #0, 12
    2e78:	add	ip, ip, #118784	; 0x1d000
    2e7c:	ldr	pc, [ip, #164]!	; 0xa4

00002e80 <getenv@plt>:
    2e80:	add	ip, pc, #0, 12
    2e84:	add	ip, ip, #118784	; 0x1d000
    2e88:	ldr	pc, [ip, #156]!	; 0x9c

00002e8c <__libc_start_main@plt>:
    2e8c:	add	ip, pc, #0, 12
    2e90:	add	ip, ip, #118784	; 0x1d000
    2e94:	ldr	pc, [ip, #148]!	; 0x94

00002e98 <dup@plt>:
    2e98:	add	ip, pc, #0, 12
    2e9c:	add	ip, ip, #118784	; 0x1d000
    2ea0:	ldr	pc, [ip, #140]!	; 0x8c

00002ea4 <execvp@plt>:
    2ea4:	add	ip, pc, #0, 12
    2ea8:	add	ip, ip, #118784	; 0x1d000
    2eac:	ldr	pc, [ip, #132]!	; 0x84

00002eb0 <__gmon_start__@plt>:
    2eb0:	add	ip, pc, #0, 12
    2eb4:	add	ip, ip, #118784	; 0x1d000
    2eb8:	ldr	pc, [ip, #124]!	; 0x7c

00002ebc <strchr@plt>:
    2ebc:	add	ip, pc, #0, 12
    2ec0:	add	ip, ip, #118784	; 0x1d000
    2ec4:	ldr	pc, [ip, #116]!	; 0x74

00002ec8 <__cxa_finalize@plt>:
    2ec8:	add	ip, pc, #0, 12
    2ecc:	add	ip, ip, #118784	; 0x1d000
    2ed0:	ldr	pc, [ip, #108]!	; 0x6c

00002ed4 <pipe@plt>:
    2ed4:	add	ip, pc, #0, 12
    2ed8:	add	ip, ip, #118784	; 0x1d000
    2edc:	ldr	pc, [ip, #100]!	; 0x64

00002ee0 <__printf_chk@plt>:
    2ee0:	add	ip, pc, #0, 12
    2ee4:	add	ip, ip, #118784	; 0x1d000
    2ee8:	ldr	pc, [ip, #92]!	; 0x5c

Disassembly of section .text:

00002ef0 <_Znwj@@Base-0x6664>:
    2ef0:	svcmi	0x00f0e92d
    2ef4:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    2ef8:	strmi	r8, [r5], -r2, lsl #22
    2efc:	ldcne	8, cr15, [r8, #-892]!	; 0xfffffc84
    2f00:	ldccs	8, cr15, [r8, #-892]!	; 0xfffffc84
    2f04:			; <UNDEFINED> instruction: 0xf8df4479
    2f08:	adclt	r9, r5, r8, lsr sp
    2f0c:	ldccc	8, cr15, [r4, #-892]!	; 0xfffffc84
    2f10:	ldrbtmi	r5, [r9], #2186	; 0x88a
    2f14:	ldcvs	8, cr15, [r0, #-892]!	; 0xfffffc84
    2f18:	ldmdavs	r2, {r1, r4, r8, r9, sl, fp, sp, pc}
    2f1c:			; <UNDEFINED> instruction: 0xf04f9223
    2f20:	stmdavs	r2!, {r9}
    2f24:	stcne	8, cr15, [r4, #-892]!	; 0xfffffc84
    2f28:	bvc	43e750 <_ZdlPv@@Base+0x4351b4>
    2f2c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2f30:	andsvs	r4, sl, r9, ror r4
    2f34:	movwls	sl, #27413	; 0x6b15
    2f38:	andcs	pc, r6, r9, asr r8	; <UNPREDICTABLE>
    2f3c:	andsls	r6, r1, #16, 16	; 0x100000
    2f40:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    2f44:			; <UNDEFINED> instruction: 0xf0074638
    2f48:	stmdals	r6, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    2f4c:			; <UNDEFINED> instruction: 0xf8c2f007
    2f50:			; <UNDEFINED> instruction: 0x4618ab18
    2f54:	bcc	fe43e77c <_ZdlPv@@Base+0xfe4351e0>
    2f58:			; <UNDEFINED> instruction: 0xf8bcf007
    2f5c:	ldcleq	8, cr15, [r0], #892	; 0x37c
    2f60:			; <UNDEFINED> instruction: 0xf7ff4478
    2f64:	strmi	lr, [r2], lr, lsl #31
    2f68:	stcleq	8, cr15, [r8], #892	; 0x37c
    2f6c:			; <UNDEFINED> instruction: 0xf7ff4478
    2f70:	andls	lr, sp, r8, lsl #31
    2f74:	svceq	0x0000f1ba
    2f78:	ldrhi	pc, [lr], -r0
    2f7c:	ldcleq	8, cr15, [r8], {223}	; 0xdf
    2f80:			; <UNDEFINED> instruction: 0xf8df4651
    2f84:			; <UNDEFINED> instruction: 0xf04f2cd8
    2f88:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
    2f8c:	ldclvs	8, cr15, [r0], {223}	; 0xdf
    2f90:			; <UNDEFINED> instruction: 0xf8df447a
    2f94:	ldrsbcc	r7, [r4], #192	; 0xc0
    2f98:			; <UNDEFINED> instruction: 0xf001447e
    2f9c:			; <UNDEFINED> instruction: 0xf8dffcd7
    2fa0:			; <UNDEFINED> instruction: 0xf8df2cc8
    2fa4:	ldrbtmi	r3, [pc], #-3272	; 2fac <__printf_chk@plt+0xcc>
    2fa8:			; <UNDEFINED> instruction: 0xf8cd447a
    2fac:	ldrbtmi	fp, [fp], #-40	; 0xffffffd8
    2fb0:	movtcc	r3, #33472	; 0x82c0
    2fb4:	tstls	r0, #-268435456	; 0xf0000000
    2fb8:	bllt	2fd6f4 <_ZdlPv@@Base+0x2f4158>
    2fbc:	andslt	pc, r0, sp, asr #17
    2fc0:	eorslt	pc, r8, sp, asr #17
    2fc4:	andlt	pc, ip, sp, asr #17
    2fc8:	andslt	pc, r4, sp, asr #17
    2fcc:	bllt	23d708 <_ZdlPv@@Base+0x23416c>
    2fd0:	movwls	r2, #29441	; 0x7301
    2fd4:			; <UNDEFINED> instruction: 0xf04f4633
    2fd8:	ldrtmi	r0, [sl], -r0, lsl #16
    2fdc:	strtmi	r4, [r8], -r1, lsr #12
    2fe0:	andhi	pc, r0, sp, asr #17
    2fe4:	mcrr2	0, 0, pc, sl, cr5	; <UNPREDICTABLE>
    2fe8:			; <UNDEFINED> instruction: 0xf0001c43
    2fec:			; <UNDEFINED> instruction: 0xf1a082ab
    2ff0:	eorcs	r0, sp, #-67108864	; 0xfc000000
    2ff4:	addeq	pc, r9, sp, lsl #17
    2ff8:	addhi	pc, sl, sp, lsl #17
    2ffc:	addcs	pc, r8, sp, lsl #17
    3000:	ldmdale	sp!, {r0, r1, r3, r4, r5, r8, r9, fp, sp}^
    3004:			; <UNDEFINED> instruction: 0xf852a202
    3008:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    300c:	svclt	0x00004710
    3010:	andeq	r1, r0, r1, lsl #3
    3014:	strdeq	r0, [r0], -r1
    3018:	strdeq	r0, [r0], -r1
    301c:	strdeq	r0, [r0], -r1
    3020:	andeq	r0, r0, r9, lsr #10
    3024:	andeq	r0, r0, r9, lsl #3
    3028:	andeq	r0, r0, r7, lsr r1
    302c:	andeq	r0, r0, sp, lsl #6
    3030:	andeq	r0, r0, r5, lsl #8
    3034:	strdeq	r0, [r0], -r1
    3038:	muleq	r0, fp, r3
    303c:	andeq	r0, r0, r5, lsl #7
    3040:	andeq	r0, r0, r9, asr #2
    3044:	andeq	r0, r0, r7, lsl r5
    3048:	andeq	r0, r0, sp, asr #9
    304c:			; <UNDEFINED> instruction: 0x000004bb
    3050:	strdeq	r0, [r0], -r1
    3054:	muleq	r0, r5, r4
    3058:	strdeq	r0, [r0], -r1
    305c:	andeq	r0, r0, pc, ror r4
    3060:			; <UNDEFINED> instruction: 0xffffffc1
    3064:	andeq	r0, r0, r7, lsr #8
    3068:	andeq	r0, r0, r1, ror r7
    306c:	andeq	r0, r0, pc, lsl r4
    3070:	andeq	r0, r0, r5, lsl #2
    3074:	ldrdeq	r0, [r0], -r3
    3078:	strdeq	r0, [r0], -r1
    307c:	andeq	r0, r0, pc, lsr #2
    3080:	strdeq	r0, [r0], -r1
    3084:	strdeq	r0, [r0], -r1
    3088:	strdeq	r0, [r0], -r1
    308c:	strdeq	r0, [r0], -r1
    3090:	strdeq	r0, [r0], -r1
    3094:	strdeq	r0, [r0], -r1
    3098:	andeq	r0, r0, pc, lsl r1
    309c:	andeq	r0, r0, r7, lsr r1
    30a0:	andeq	r0, r0, r1, asr #3
    30a4:	andeq	r0, r0, r5, lsl #2
    30a8:	strdeq	r0, [r0], -r3
    30ac:	andeq	r0, r0, r5, lsl #2
    30b0:	ldrdeq	r0, [r0], -sp
    30b4:	andeq	r1, r0, sp, ror r1
    30b8:	andeq	r0, r0, pc, lsr #10
    30bc:	andeq	r0, r0, r3, asr #5
    30c0:	andeq	r0, r0, r9, ror #2
    30c4:	andeq	r0, r0, r7, asr #6
    30c8:	andeq	r0, r0, r5, lsl #2
    30cc:	andeq	r0, r0, r5, lsl #2
    30d0:	andeq	r0, r0, r1, lsl #2
    30d4:	andeq	r0, r0, pc, ror #6
    30d8:	strdeq	r0, [r0], -r1
    30dc:	andeq	r0, r0, r5, lsl #2
    30e0:	andeq	r0, r0, r9, asr r3
    30e4:	andeq	r0, r0, sp, lsr #5
    30e8:	strdeq	r0, [r0], -r1
    30ec:	ldrdeq	r0, [r0], -fp
    30f0:	andeq	r0, r0, r5, lsl #2
    30f4:	strdeq	r0, [r0], -r1
    30f8:	strdeq	r0, [r0], -r1
    30fc:	andeq	r0, r0, pc, lsl r1
    3100:	blne	1b41484 <_ZdlPv@@Base+0x1b37ee8>
    3104:	subne	pc, r7, r0, asr #4
    3108:			; <UNDEFINED> instruction: 0xf0024479
    310c:			; <UNDEFINED> instruction: 0xe761f8d9
    3110:	movwls	r2, #49921	; 0xc301
    3114:	blcc	1741498 <_ZdlPv@@Base+0x1737efc>
    3118:			; <UNDEFINED> instruction: 0xf8dfa922
    311c:			; <UNDEFINED> instruction: 0xf8590b5c
    3120:	ldrbtmi	r3, [r8], #-3
    3124:	ldmdavs	sl, {r2, r4, r6, r7, ip, sp}
    3128:	ldc2	0, cr15, [r2], #-4
    312c:			; <UNDEFINED> instruction: 0xf8dfe752
    3130:	stmdbge	r2!, {r2, r3, r6, r8, r9, fp}
    3134:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    3138:			; <UNDEFINED> instruction: 0xf00130d4
    313c:	blls	1021e8 <_ZdlPv@@Base+0xf8c4c>
    3140:	movwls	r3, #13057	; 0x3301
    3144:			; <UNDEFINED> instruction: 0xf8dfe746
    3148:	stmdbge	r2!, {r3, r4, r5, r8, r9, fp}
    314c:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    3150:			; <UNDEFINED> instruction: 0xf00130d4
    3154:	udiv	sp, sp, ip
    3158:	blcc	6414dc <_ZdlPv@@Base+0x637f40>
    315c:	bleq	9414e0 <_ZdlPv@@Base+0x937f44>
    3160:	blne	9414e4 <_ZdlPv@@Base+0x937f48>
    3164:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3168:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    316c:	ldmdavs	sl, {r2, r3, ip, sp}
    3170:	stc2	0, cr15, [lr], {1}
    3174:	movwls	r2, #37633	; 0x9301
    3178:	blcc	4414fc <_ZdlPv@@Base+0x437f60>
    317c:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3180:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    3184:	bleq	241508 <_ZdlPv@@Base+0x237f6c>
    3188:			; <UNDEFINED> instruction: 0xf0074478
    318c:			; <UNDEFINED> instruction: 0xf8dffa5d
    3190:	ldrbtmi	r3, [fp], #-2820	; 0xfffff4fc
    3194:			; <UNDEFINED> instruction: 0xe71d60d8
    3198:	bcc	fff4151c <_ZdlPv@@Base+0xfff37f80>
    319c:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    31a0:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    31a4:	beq	ffd41528 <_ZdlPv@@Base+0xffd37f8c>
    31a8:			; <UNDEFINED> instruction: 0xf0074478
    31ac:			; <UNDEFINED> instruction: 0xf8dffa4d
    31b0:			; <UNDEFINED> instruction: 0xf8df2af0
    31b4:	ldrbtmi	r3, [sl], #-2752	; 0xfffff540
    31b8:	bne	ffa4153c <_ZdlPv@@Base+0xffa37fa0>
    31bc:	svceq	0x000cf842
    31c0:			; <UNDEFINED> instruction: 0xf8594479
    31c4:	ldrmi	r3, [r0], -r3
    31c8:			; <UNDEFINED> instruction: 0xf001681a
    31cc:	str	pc, [r1, -r1, ror #23]
    31d0:	beq	ff541554 <_ZdlPv@@Base+0xff537fb8>
    31d4:	andcs	sl, r0, #557056	; 0x88000
    31d8:	sbcscc	r4, r4, r8, ror r4
    31dc:	blx	ff63f1ea <_ZdlPv@@Base+0xff635c4e>
    31e0:	blls	13cdc8 <_ZdlPv@@Base+0x13382c>
    31e4:	movwls	r3, #17153	; 0x4301
    31e8:			; <UNDEFINED> instruction: 0xf8dfe6f4
    31ec:	andcs	r3, r1, r0, asr #21
    31f0:	bne	fef41574 <_ZdlPv@@Base+0xfef37fd8>
    31f4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    31f8:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    31fc:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
    3200:	beq	fec41584 <_ZdlPv@@Base+0xfec37fe8>
    3204:			; <UNDEFINED> instruction: 0xf7ff4478
    3208:			; <UNDEFINED> instruction: 0xf8dfed10
    320c:	ldrbtmi	r0, [r8], #-2732	; 0xfffff554
    3210:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    3214:	bcc	fe941598 <_ZdlPv@@Base+0xfe937ffc>
    3218:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    321c:			; <UNDEFINED> instruction: 0xf7ff6818
    3220:			; <UNDEFINED> instruction: 0xf8dfee0a
    3224:			; <UNDEFINED> instruction: 0xf10d0a9c
    3228:	andcs	r0, r0, #136, 16	; 0x880000
    322c:			; <UNDEFINED> instruction: 0x46414478
    3230:			; <UNDEFINED> instruction: 0xf00130e8
    3234:	movwcs	pc, #7085	; 0x1bad	; <UNPREDICTABLE>
    3238:			; <UNDEFINED> instruction: 0xf8df9308
    323c:	andcs	r0, r0, #136, 20	; 0x88000
    3240:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3244:			; <UNDEFINED> instruction: 0xf0013020
    3248:			; <UNDEFINED> instruction: 0xf8dffba3
    324c:	andcs	r0, r0, #124, 20	; 0x7c000
    3250:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3254:			; <UNDEFINED> instruction: 0xf0013034
    3258:			; <UNDEFINED> instruction: 0xf8dffb9b
    325c:	andcs	r0, r0, #112, 20	; 0x70000
    3260:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3264:			; <UNDEFINED> instruction: 0xf0013084
    3268:			; <UNDEFINED> instruction: 0xf8dffb93
    326c:	andcs	r0, r0, #100, 20	; 0x64000
    3270:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3274:			; <UNDEFINED> instruction: 0xf0013048
    3278:			; <UNDEFINED> instruction: 0xf8dffb8b
    327c:	andcs	r0, r0, #88, 20	; 0x58000
    3280:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3284:			; <UNDEFINED> instruction: 0xf0013098
    3288:			; <UNDEFINED> instruction: 0xf8dffb83
    328c:	andcs	r0, r0, #76, 20	; 0x4c000
    3290:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3294:			; <UNDEFINED> instruction: 0xf00130ac
    3298:			; <UNDEFINED> instruction: 0xf8dffb7b
    329c:	andcs	r0, r0, #64, 20	; 0x40000
    32a0:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    32a4:			; <UNDEFINED> instruction: 0xf00130c0
    32a8:			; <UNDEFINED> instruction: 0xf8dffb73
    32ac:			; <UNDEFINED> instruction: 0x46410a34
    32b0:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    32b4:			; <UNDEFINED> instruction: 0xf00130d4
    32b8:	str	pc, [fp], fp, ror #22
    32bc:	beq	941640 <_ZdlPv@@Base+0x9380a4>
    32c0:			; <UNDEFINED> instruction: 0xf8df4651
    32c4:	ldrbtmi	r2, [r8], #-2596	; 0xfffff5dc
    32c8:	addscc	r4, r8, sl, ror r4
    32cc:	blx	fbf2da <_ZdlPv@@Base+0xfb5d3e>
    32d0:			; <UNDEFINED> instruction: 0xf8dfe680
    32d4:			; <UNDEFINED> instruction: 0x46510a18
    32d8:	bcs	54165c <_ZdlPv@@Base+0x5380c0>
    32dc:	bleq	7f420 <_ZdlPv@@Base+0x75e84>
    32e0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    32e4:			; <UNDEFINED> instruction: 0xf001305c
    32e8:			; <UNDEFINED> instruction: 0xe673fb31
    32ec:	beq	141670 <_ZdlPv@@Base+0x1380d4>
    32f0:			; <UNDEFINED> instruction: 0xf8df4651
    32f4:	ldrbtmi	r2, [r8], #-2564	; 0xfffff5fc
    32f8:	adccc	r4, ip, sl, ror r4
    32fc:	blx	9bf30a <_ZdlPv@@Base+0x9b5d6e>
    3300:			; <UNDEFINED> instruction: 0xf8dfe668
    3304:			; <UNDEFINED> instruction: 0x465109f8
    3308:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    330c:	ldrbtmi	r2, [r8], #-769	; 0xfffffcff
    3310:	ldrbtmi	r9, [sl], #-778	; 0xfffffcf6
    3314:			; <UNDEFINED> instruction: 0xf00130c0
    3318:			; <UNDEFINED> instruction: 0xe65bfb19
    331c:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3320:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3324:	movwls	r6, #10264	; 0x2818
    3328:	ldc2l	0, cr15, [r6, #16]!
    332c:	blcs	29f98 <_ZdlPv@@Base+0x209fc>
    3330:	strbthi	pc, [pc], -r0, asr #6	; <UNPREDICTABLE>
    3334:	addsmi	r9, r3, #106496	; 0x1a000
    3338:	ldrbhi	pc, [r4, #640]	; 0x280	; <UNPREDICTABLE>
    333c:	teqcs	sl, r9, lsl fp
    3340:	beq	fe43eba8 <_ZdlPv@@Base+0xfe43560c>
    3344:	andsls	r1, r9, #23040	; 0x5a00
    3348:	ldrbpl	r9, [r1], #2584	; 0xa18
    334c:	ldmdavs	r9, {r1, r8, r9, fp, ip, pc}
    3350:			; <UNDEFINED> instruction: 0xffa0f006
    3354:			; <UNDEFINED> instruction: 0xf8dfe63e
    3358:	ldrbtmi	r2, [sl], #-2476	; 0xfffff654
    335c:			; <UNDEFINED> instruction: 0x3110f8d2
    3360:			; <UNDEFINED> instruction: 0xf8c23301
    3364:			; <UNDEFINED> instruction: 0xe6353110
    3368:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    336c:			; <UNDEFINED> instruction: 0xf8df4651
    3370:	ldrbtmi	r2, [r8], #-2460	; 0xfffff664
    3374:	eorcc	r4, r0, sl, ror r4
    3378:	blx	ffa3f384 <_ZdlPv@@Base+0xffa35de8>
    337c:			; <UNDEFINED> instruction: 0xf8dfe62a
    3380:			; <UNDEFINED> instruction: 0x46510990
    3384:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3388:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    338c:			; <UNDEFINED> instruction: 0xf0013084
    3390:			; <UNDEFINED> instruction: 0xe61ffadd
    3394:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3398:			; <UNDEFINED> instruction: 0xf8df4651
    339c:	ldrbtmi	r2, [r8], #-2432	; 0xfffff680
    33a0:	rsbscc	r4, r0, sl, ror r4
    33a4:	blx	ff4bf3b0 <_ZdlPv@@Base+0xff4b5e14>
    33a8:			; <UNDEFINED> instruction: 0xf8dfe614
    33ac:			; <UNDEFINED> instruction: 0x46510974
    33b0:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    33b4:	stmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    33b8:	eorcc	r4, r0, r8, ror r4
    33bc:	andls	r4, r2, sl, ror r4
    33c0:	blx	ff13f3cc <_ZdlPv@@Base+0xff135e30>
    33c4:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33c8:	stmdals	r2, {r0, r6, r9, sl, lr}
    33cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    33d0:	movwls	r6, #10266	; 0x281a
    33d4:	blx	ff73f3e0 <_ZdlPv@@Base+0xff735e44>
    33d8:	stmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    33dc:	blls	94ce8 <_ZdlPv@@Base+0x8b74c>
    33e0:	sbcscc	r4, r4, r8, ror r4
    33e4:			; <UNDEFINED> instruction: 0xf001681a
    33e8:	mrc	10, 0, APSR_nzcv, cr8, cr3, {6}
    33ec:			; <UNDEFINED> instruction: 0x46410a10
    33f0:			; <UNDEFINED> instruction: 0xff50f006
    33f4:	vnmls.f64	d9, d8, d2
    33f8:	ldmdavs	r9, {r4, r9, fp}
    33fc:			; <UNDEFINED> instruction: 0xff4af006
    3400:	andscc	lr, r3, #3620864	; 0x374000
    3404:	lfmle	f4, 2, [sl, #-616]	; 0xfffffd98
    3408:	vmovne	r9, r9, s4, s5
    340c:	tstcs	r0, r3, lsl r1
    3410:	ldrb	r5, [pc, #1233]	; 38e9 <__printf_chk@plt+0xa09>
    3414:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3418:			; <UNDEFINED> instruction: 0xf8df4651
    341c:			; <UNDEFINED> instruction: 0xf04f2914
    3420:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    3424:	subcc	r4, r8, sl, ror r4
    3428:	blx	fe43f434 <_ZdlPv@@Base+0xfe435e98>
    342c:	blls	17cb7c <_ZdlPv@@Base+0x1735e0>
    3430:	movwls	r3, #21249	; 0x5301
    3434:			; <UNDEFINED> instruction: 0xf8dfe5ce
    3438:			; <UNDEFINED> instruction: 0xf8df383c
    343c:			; <UNDEFINED> instruction: 0xf85918f8
    3440:	ldrbtmi	r3, [r9], #-3
    3444:	ldrdhi	pc, [r0], -r3
    3448:	strbmi	r9, [r0], -r2, lsl #6
    344c:	ldcl	7, cr15, [r2], {255}	; 0xff
    3450:			; <UNDEFINED> instruction: 0xf0002800
    3454:			; <UNDEFINED> instruction: 0xf8df83bb
    3458:	strbmi	r1, [r0], -r0, ror #17
    345c:			; <UNDEFINED> instruction: 0xf7ff4479
    3460:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    3464:	strbhi	pc, [r4, #-0]	; <UNPREDICTABLE>
    3468:			; <UNDEFINED> instruction: 0xf8df9b02
    346c:			; <UNDEFINED> instruction: 0xf8d318d0
    3470:	ldrbtmi	r8, [r9], #-0
    3474:			; <UNDEFINED> instruction: 0xf7ff4640
    3478:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    347c:	strbhi	pc, [r2, #-0]	; <UNPREDICTABLE>
    3480:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3484:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3488:	andhi	pc, r0, r3, asr #17
    348c:			; <UNDEFINED> instruction: 0xf8dfe5a2
    3490:			; <UNDEFINED> instruction: 0x465108b4
    3494:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3498:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    349c:			; <UNDEFINED> instruction: 0xf0013034
    34a0:	ldr	pc, [r7, #2645]	; 0xa55
    34a4:			; <UNDEFINED> instruction: 0x37ccf8df
    34a8:	beq	43ed10 <_ZdlPv@@Base+0x435774>
    34ac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    34b0:			; <UNDEFINED> instruction: 0xf0066819
    34b4:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    34b8:	addsmi	r3, r3, #805306369	; 0x30000001
    34bc:	vnmls.f64	d13, d24, d20
    34c0:			; <UNDEFINED> instruction: 0xf0060a10
    34c4:	blls	503028 <_ZdlPv@@Base+0x4f9a8c>
    34c8:			; <UNDEFINED> instruction: 0xf8dfe79e
    34cc:	stmdbge	r2!, {r7, fp}
    34d0:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    34d4:			; <UNDEFINED> instruction: 0xf00130c0
    34d8:	ldrb	pc, [fp, #-2651]!	; 0xfffff5a5	; <UNPREDICTABLE>
    34dc:			; <UNDEFINED> instruction: 0x3794f8df
    34e0:	stmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    34e4:	strbmi	r9, [r1], -pc, lsl #16
    34e8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    34ec:	movwls	r6, #10266	; 0x281a
    34f0:	blx	13bf4fc <_ZdlPv@@Base+0x13b5f60>
    34f4:	ldmdals	r0, {r1, r8, fp, ip, pc}
    34f8:	strbmi	r6, [r1], -sl, lsl #16
    34fc:	blx	123f508 <_ZdlPv@@Base+0x1235f6c>
    3500:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3504:	blls	94e10 <_ZdlPv@@Base+0x8b874>
    3508:	adccc	r4, ip, r8, ror r4
    350c:			; <UNDEFINED> instruction: 0xf001681a
    3510:			; <UNDEFINED> instruction: 0xf8dffa3f
    3514:	strbmi	r0, [r1], -r0, asr #16
    3518:	ldrbtmi	r9, [r8], #-2818	; 0xfffff4fe
    351c:	ldmdavs	sl, {r2, r4, r6, r7, ip, sp}
    3520:	blx	dbf52c <_ZdlPv@@Base+0xdb5f90>
    3524:			; <UNDEFINED> instruction: 0xf8dfe556
    3528:	stmdbls	r6, {r2, r3, r6, r8, r9, sl, ip, sp}
    352c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3530:			; <UNDEFINED> instruction: 0xf0016818
    3534:	strb	pc, [sp, #-2753]	; 0xfffff53f	; <UNPREDICTABLE>
    3538:	stmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    353c:	movwcs	lr, #5757	; 0x167d
    3540:	strb	r9, [r7, #-782]	; 0xfffffcf2
    3544:	svceq	0x0000f1bb
    3548:	msrhi	CPSR_xc, #64	; 0x40
    354c:			; <UNDEFINED> instruction: 0xb1a69e0d
    3550:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3554:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3558:	bl	f4155c <_ZdlPv@@Base+0xf37fc0>
    355c:	ubfxeq	pc, pc, #17, #29
    3560:			; <UNDEFINED> instruction: 0xf0074478
    3564:			; <UNDEFINED> instruction: 0xf8dff871
    3568:	bls	251550 <_ZdlPv@@Base+0x247fb4>
    356c:	sbcsvs	r4, r8, fp, ror r4
    3570:	ldmdavc	r2!, {r1, r3, r4, r8, fp, ip, sp, pc}
    3574:			; <UNDEFINED> instruction: 0xf0402a00
    3578:	blls	1e4a10 <_ZdlPv@@Base+0x1db474>
    357c:			; <UNDEFINED> instruction: 0xf0002b00
    3580:			; <UNDEFINED> instruction: 0xf8df8129
    3584:	ldrbtmi	r0, [r8], #-2016	; 0xfffff820
    3588:	ldc2	0, cr15, [sl], #16
    358c:			; <UNDEFINED> instruction: 0xffc8f003
    3590:			; <UNDEFINED> instruction: 0xf0002800
    3594:			; <UNDEFINED> instruction: 0xf8df80f8
    3598:	ldrbtmi	r3, [fp], #-2000	; 0xfffff830
    359c:	blcs	1d810 <_ZdlPv@@Base+0x14274>
    35a0:	strbhi	pc, [r9, #-0]	; <UNPREDICTABLE>
    35a4:			; <UNDEFINED> instruction: 0x07c4f8df
    35a8:	ldrbtmi	r9, [r8], #-2819	; 0xfffff4fd
    35ac:			; <UNDEFINED> instruction: 0xf383fab3
    35b0:	ldmdbeq	fp, {r1, r6, fp, sp, lr}^
    35b4:	svclt	0x00082a00
    35b8:	blcs	c1c0 <_ZdlPv@@Base+0x2c24>
    35bc:	ldrbhi	pc, [r8], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    35c0:	svcls	0x00049b04
    35c4:			; <UNDEFINED> instruction: 0xf0402b00
    35c8:			; <UNDEFINED> instruction: 0xf8df82c6
    35cc:	ldrbtmi	r3, [fp], #-1956	; 0xfffff85c
    35d0:			; <UNDEFINED> instruction: 0xb1e6689e
    35d4:	ldrdeq	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    35d8:	b	fff415dc <_ZdlPv@@Base+0xfff38040>
    35dc:			; <UNDEFINED> instruction: 0xf0074630
    35e0:			; <UNDEFINED> instruction: 0xf8dff833
    35e4:	ldrbtmi	r3, [fp], #-1936	; 0xfffff870
    35e8:			; <UNDEFINED> instruction: 0xf8c3689e
    35ec:	cmnlt	r6, r8, ror #1
    35f0:	ldrtmi	r2, [r0], -pc, lsr #2
    35f4:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    35f8:	stfnep	f3, [r6], {-0}
    35fc:			; <UNDEFINED> instruction: 0x1778f8df
    3600:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3604:	bl	ffdc1608 <_ZdlPv@@Base+0xffdb806c>
    3608:			; <UNDEFINED> instruction: 0xf0002800
    360c:	ldmib	sp, {r0, r1, r2, r4, r5, r6, r7, pc}^
    3610:	ldrtmi	r6, [r7], #-1810	; 0xfffff8ee
    3614:	andsle	r4, r6, #-536870901	; 0xe000000b
    3618:	beq	3f75c <_ZdlPv@@Base+0x361c0>
    361c:	smmlshi	ip, pc, r8, pc	; <UNPREDICTABLE>
    3620:			; <UNDEFINED> instruction: 0xf10844f8
    3624:	andcs	r0, r0, #232, 16	; 0xe80000
    3628:			; <UNDEFINED> instruction: 0x46404631
    362c:			; <UNDEFINED> instruction: 0xf9b0f001
    3630:			; <UNDEFINED> instruction: 0xf7ff4630
    3634:			; <UNDEFINED> instruction: 0x3001ebba
    3638:	adcsmi	r4, lr, #100663296	; 0x6000000
    363c:			; <UNDEFINED> instruction: 0xf1bad3f3
    3640:			; <UNDEFINED> instruction: 0xf0400f00
    3644:			; <UNDEFINED> instruction: 0xf8df829d
    3648:	ldrbtmi	r3, [fp], #-1848	; 0xfffff8c8
    364c:			; <UNDEFINED> instruction: 0x2110f8d3
    3650:	suble	r2, r8, r0, lsl #20
    3654:	stmdbls	r4, {r3, r9, fp, ip, pc}
    3658:	cmple	r4, sl, lsl #6
    365c:	bcs	1d6cc <_ZdlPv@@Base+0x14130>
    3660:			; <UNDEFINED> instruction: 0xf8d3d041
    3664:			; <UNDEFINED> instruction: 0xf7ff00fc
    3668:			; <UNDEFINED> instruction: 0xf8dfeab6
    366c:	ldrbtmi	r0, [r8], #-1816	; 0xfffff8e8
    3670:			; <UNDEFINED> instruction: 0xffeaf006
    3674:			; <UNDEFINED> instruction: 0x3710f8df
    3678:			; <UNDEFINED> instruction: 0xf8df2200
    367c:	ldrbtmi	r1, [fp], #-1808	; 0xfffff8f0
    3680:			; <UNDEFINED> instruction: 0xf8434479
    3684:	ssub8mi	r0, r8, ip
    3688:			; <UNDEFINED> instruction: 0xf982f001
    368c:	andscc	lr, r6, #3620864	; 0x374000
    3690:	vrshr.s64	d4, d3, #64
    3694:			; <UNDEFINED> instruction: 0xf8df8589
    3698:	mrrcne	6, 15, r2, r8, cr8
    369c:	ldrbtmi	r9, [sl], #-2325	; 0xfffff6eb
    36a0:	andcs	r9, r0, r6, lsl r0
    36a4:	ldmdavs	r7, {r3, r6, r7, sl, ip, lr}
    36a8:			; <UNDEFINED> instruction: 0xf0002f00
    36ac:	ldrtmi	r8, [r8], -r3, lsl #11
    36b0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    36b4:	bl	1e416b8 <_ZdlPv@@Base+0x1e3811c>
    36b8:	blls	56af18 <_ZdlPv@@Base+0x56197c>
    36bc:			; <UNDEFINED> instruction: 0x96004639
    36c0:	strbmi	r4, [r0], -r2, lsl #12
    36c4:	cdp2	0, 4, cr15, cr14, cr6, {0}
    36c8:	strbmi	r9, [r1], -r6, lsl #16
    36cc:	ldc2l	0, cr15, [r4, #-24]!	; 0xffffffe8
    36d0:			; <UNDEFINED> instruction: 0xf0064640
    36d4:			; <UNDEFINED> instruction: 0xf8dffd69
    36d8:	andcs	r0, r0, #188, 12	; 0xbc00000
    36dc:	ldrbtmi	r9, [r8], #-2325	; 0xfffff6eb
    36e0:			; <UNDEFINED> instruction: 0xf00130fc
    36e4:	blls	101c40 <_ZdlPv@@Base+0xf86a4>
    36e8:			; <UNDEFINED> instruction: 0xf8dfb1db
    36ec:	ldrbtmi	r3, [fp], #-1708	; 0xfffff954
    36f0:	ldrdeq	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    36f4:	b	1bc16f8 <_ZdlPv@@Base+0x1bb815c>
    36f8:			; <UNDEFINED> instruction: 0xf0062000
    36fc:			; <UNDEFINED> instruction: 0xf8dfffa5
    3700:			; <UNDEFINED> instruction: 0x4602369c
    3704:			; <UNDEFINED> instruction: 0xf8d3447b
    3708:			; <UNDEFINED> instruction: 0xf8c300fc
    370c:			; <UNDEFINED> instruction: 0xf7ff20e8
    3710:	andcs	lr, r0, r2, ror #20
    3714:			; <UNDEFINED> instruction: 0xff98f006
    3718:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    371c:			; <UNDEFINED> instruction: 0xf8c3447b
    3720:			; <UNDEFINED> instruction: 0xf8df00fc
    3724:			; <UNDEFINED> instruction: 0xf8df361c
    3728:			; <UNDEFINED> instruction: 0xf8df067c
    372c:			; <UNDEFINED> instruction: 0xf859167c
    3730:	ldrbtmi	r6, [r8], #-3
    3734:	sbcscc	r4, r4, r9, ror r4
    3738:			; <UNDEFINED> instruction: 0xf0016832
    373c:	ldmdavs	r7!, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    3740:			; <UNDEFINED> instruction: 0x1668f8df
    3744:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    3748:	bl	154174c <_ZdlPv@@Base+0x15381b0>
    374c:			; <UNDEFINED> instruction: 0xf0402800
    3750:	blls	2e3f3c <_ZdlPv@@Base+0x2da9a0>
    3754:			; <UNDEFINED> instruction: 0xf0002b00
    3758:	blls	3239e8 <_ZdlPv@@Base+0x31a44c>
    375c:			; <UNDEFINED> instruction: 0xf0402b00
    3760:	blls	e49e4 <_ZdlPv@@Base+0xdb448>
    3764:			; <UNDEFINED> instruction: 0xf0402b00
    3768:	blls	2a4a08 <_ZdlPv@@Base+0x29b46c>
    376c:			; <UNDEFINED> instruction: 0xf0002b00
    3770:			; <UNDEFINED> instruction: 0xf8df80a4
    3774:	ldrbtmi	r0, [r8], #-1596	; 0xfffff9c4
    3778:			; <UNDEFINED> instruction: 0xf00130c0
    377c:			; <UNDEFINED> instruction: 0xe09cf8d9
    3780:	movwls	r2, #29440	; 0x7300
    3784:			; <UNDEFINED> instruction: 0xf8dfe426
    3788:			; <UNDEFINED> instruction: 0xf8df35b8
    378c:			; <UNDEFINED> instruction: 0xf8591628
    3790:	ldrbtmi	r3, [r9], #-3
    3794:			; <UNDEFINED> instruction: 0x4630681e
    3798:	bl	b4179c <_ZdlPv@@Base+0xb38200>
    379c:			; <UNDEFINED> instruction: 0xf8dfb140
    37a0:			; <UNDEFINED> instruction: 0x46301618
    37a4:			; <UNDEFINED> instruction: 0xf7ff4479
    37a8:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    37ac:	bichi	pc, r8, #64	; 0x40
    37b0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    37b4:			; <UNDEFINED> instruction: 0x46404631
    37b8:			; <UNDEFINED> instruction: 0xff38f001
    37bc:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    37c0:			; <UNDEFINED> instruction: 0xf8df4641
    37c4:			; <UNDEFINED> instruction: 0xf85905fc
    37c8:	ldrbtmi	r3, [r8], #-3
    37cc:			; <UNDEFINED> instruction: 0xf002461a
    37d0:			; <UNDEFINED> instruction: 0xe6e0f8fb
    37d4:	strbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    37d8:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    37dc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    37e0:			; <UNDEFINED> instruction: 0xf00130d4
    37e4:			; <UNDEFINED> instruction: 0xf8dff8f1
    37e8:	andcs	r0, r0, #228, 10	; 0x39000000
    37ec:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    37f0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    37f4:			; <UNDEFINED> instruction: 0xf0013084
    37f8:	strb	pc, [r2], fp, asr #17	; <UNPREDICTABLE>
    37fc:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3800:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3804:	ldrdvs	pc, [r0], -r8
    3808:	vmlacs.f64	d1, d17, d30
    380c:	strbthi	pc, [r3], #-0	; <UNPREDICTABLE>
    3810:	blcs	2a428 <_ZdlPv@@Base+0x20e8c>
    3814:			; <UNDEFINED> instruction: 0x81aef000
    3818:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    381c:			; <UNDEFINED> instruction: 0x46404639
    3820:	ldc2l	0, cr15, [ip], #-24	; 0xffffffe8
    3824:	ldrcc	pc, [r0, #2271]!	; 0x8df
    3828:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    382c:			; <UNDEFINED> instruction: 0xf8dfb183
    3830:	strbmi	r1, [r0], -ip, lsr #11
    3834:			; <UNDEFINED> instruction: 0xf0064479
    3838:			; <UNDEFINED> instruction: 0xf8dffd2d
    383c:	strbmi	r3, [r0], -r4, lsr #11
    3840:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    3844:	stc2	0, cr15, [r6, #-24]!	; 0xffffffe8
    3848:	strbmi	r9, [r0], -r6, lsl #18
    384c:	stc2l	0, cr15, [r8, #-24]	; 0xffffffe8
    3850:	andscc	lr, pc, #3620864	; 0x374000
    3854:	vrshr.s64	d4, d3, #64
    3858:	ldmdbls	lr, {r3, r4, r5, sl, pc}
    385c:			; <UNDEFINED> instruction: 0xf8df1c5e
    3860:	andcs	r0, r0, #132, 10	; 0x21000000
    3864:	strbpl	r9, [sl], #1567	; 0x61f
    3868:			; <UNDEFINED> instruction: 0xf8df4478
    386c:	rsccc	r1, r8, ip, ror r5
    3870:			; <UNDEFINED> instruction: 0xf0014479
    3874:			; <UNDEFINED> instruction: 0xf8dff88d
    3878:	andcs	r0, r0, #116, 10	; 0x1d000000
    387c:	ldrbtmi	r9, [r8], #-2334	; 0xfffff6e2
    3880:			; <UNDEFINED> instruction: 0xf00130e8
    3884:	strbmi	pc, [r0], -r5, lsl #17	; <UNPREDICTABLE>
    3888:	stc2	0, cr15, [lr], {6}
    388c:			; <UNDEFINED> instruction: 0x6712e9dd
    3890:	adcsmi	r4, r7, #922746880	; 0x37000000
    3894:	cmnhi	r4, r0, asr #4	; <UNPREDICTABLE>
    3898:	beq	7f9dc <_ZdlPv@@Base+0x76440>
    389c:	blls	33d39c <_ZdlPv@@Base+0x333e00>
    38a0:			; <UNDEFINED> instruction: 0xf0402b00
    38a4:			; <UNDEFINED> instruction: 0xf8df8343
    38a8:	andcs	r0, r0, #72, 10	; 0x12000000
    38ac:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    38b0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    38b4:			; <UNDEFINED> instruction: 0xf00130c0
    38b8:			; <UNDEFINED> instruction: 0xf8dff86b
    38bc:			; <UNDEFINED> instruction: 0xf8df053c
    38c0:	ldrbtmi	r1, [r8], #-1340	; 0xfffffac4
    38c4:	adccc	r6, ip, r2, lsr r8
    38c8:			; <UNDEFINED> instruction: 0xf0014479
    38cc:			; <UNDEFINED> instruction: 0xf8dff861
    38d0:			; <UNDEFINED> instruction: 0x26003530
    38d4:	movwcc	r4, #50299	; 0xc47b
    38d8:	ldmdblt	sl, {r1, r3, r4, fp, sp, lr}
    38dc:	tstcc	r4, #1048576	; 0x100000
    38e0:	mvnsle	r2, sl, lsl #28
    38e4:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    38e8:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    38ec:	ldrdvc	pc, [r0], -r8
    38f0:	ble	6d43b4 <_ZdlPv@@Base+0x6cae18>
    38f4:	eorcs	pc, r7, r4, asr r8	; <UNPREDICTABLE>
    38f8:			; <UNDEFINED> instruction: 0xf8df2014
    38fc:	ldmdavc	r1, {r3, r8, sl, ip, sp}
    3900:	movwcc	r4, #50299	; 0xc47b
    3904:	blx	ddc2 <_ZdlPv@@Base+0x4826>
    3908:			; <UNDEFINED> instruction: 0xf0003606
    390c:	bl	1247c8 <_ZdlPv@@Base+0x11b22c>
    3910:			; <UNDEFINED> instruction: 0xf8540487
    3914:	andcs	r1, r0, #4, 22	; 0x1000
    3918:			; <UNDEFINED> instruction: 0xf0014630
    391c:	smuadxcc	r1, r9, r8
    3920:	lfmle	f4, 2, [r6], #756	; 0x2f4
    3924:	blcs	2a564 <_ZdlPv@@Base+0x20fc8>
    3928:			; <UNDEFINED> instruction: 0x83aef040
    392c:	blcs	2a598 <_ZdlPv@@Base+0x20ffc>
    3930:			; <UNDEFINED> instruction: 0xf8dfdd4b
    3934:			; <UNDEFINED> instruction: 0xf10d14d4
    3938:	ldrbtmi	r0, [r9], #-2168	; 0xfffff788
    393c:			; <UNDEFINED> instruction: 0xf0064640
    3940:	ldmib	sp, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    3944:	addsmi	r3, r3, #-268435455	; 0xf0000001
    3948:	msrhi	SPSR_fxc, #128, 4
    394c:	vmovne	r9, r9, s28, s29
    3950:	tstls	pc, sp, lsr r0	; <UNPREDICTABLE>
    3954:	bne	fe43f1bc <_ZdlPv@@Base+0xfe435c20>
    3958:			; <UNDEFINED> instruction: 0x464054d0
    395c:	stc2l	0, cr15, [r0], {6}
    3960:	strteq	pc, [r8], #2271	; 0x8df
    3964:			; <UNDEFINED> instruction: 0xf7ff4478
    3968:	strmi	lr, [r4], -ip, lsl #21
    396c:	stmdavc	r3, {r3, r4, r5, r6, r8, ip, sp, pc}
    3970:	ldmib	sp, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    3974:	addsmi	r3, r3, #-268435455	; 0xf0000001
    3978:	movthi	pc, #25216	; 0x6280	; <UNPREDICTABLE>
    397c:	vmovne	r9, r8, s28, s29
    3980:	andsls	r4, pc, r1, lsr #12
    3984:			; <UNDEFINED> instruction: 0x4640243a
    3988:			; <UNDEFINED> instruction: 0xf00654d4
    398c:	ldmib	sp, {r0, r1, r7, sl, fp, ip, sp, lr, pc}^
    3990:	addsmi	r3, r3, #-268435455	; 0xf0000001
    3994:	movthi	pc, #41600	; 0xa280	; <UNPREDICTABLE>
    3998:	vmovne	r9, r9, s28, s29
    399c:	tstcs	r0, pc, lsl r1
    39a0:	ldmdals	lr, {r0, r4, r6, r7, sl, ip, lr}
    39a4:	cdp2	0, 5, cr15, cr0, cr6, {0}
    39a8:	b	c419ac <_ZdlPv@@Base+0xc38410>
    39ac:			; <UNDEFINED> instruction: 0xf8dfb150
    39b0:			; <UNDEFINED> instruction: 0xf8df340c
    39b4:			; <UNDEFINED> instruction: 0xf859045c
    39b8:	ldrbtmi	r3, [r8], #-3
    39bc:			; <UNDEFINED> instruction: 0x4619461a
    39c0:			; <UNDEFINED> instruction: 0xf802f002
    39c4:			; <UNDEFINED> instruction: 0xf0064640
    39c8:			; <UNDEFINED> instruction: 0xf8dffbef
    39cc:	cdpge	4, 1, cr0, cr11, cr8, {2}
    39d0:			; <UNDEFINED> instruction: 0xf7ff4478
    39d4:			; <UNDEFINED> instruction: 0xf8dfea56
    39d8:	ldrbtmi	r1, [r9], #-1088	; 0xfffffbc0
    39dc:	ldrtmi	r4, [r0], -r4, lsl #12
    39e0:	blx	fe73fa02 <_ZdlPv@@Base+0xfe736466>
    39e4:	andscc	lr, ip, #3620864	; 0x374000
    39e8:	vrshr.s64	d4, d3, #64
    39ec:	bls	6e3d60 <_ZdlPv@@Base+0x6da7c4>
    39f0:	tstls	ip, r9, asr ip
    39f4:	ldrbpl	r2, [r1], #317	; 0x13d
    39f8:	stmdavc	r3!, {r2, r3, r4, r8, ip, sp, pc}
    39fc:			; <UNDEFINED> instruction: 0xf0402b00
    3a00:	ldmib	sp, {r2, r3, r5, r6, r9, pc}^
    3a04:	addsmi	r3, r3, #28, 4	; 0xc0000001
    3a08:	sbcshi	pc, r1, r0, lsl #5
    3a0c:	vmovne	r9, r9, s22, s23
    3a10:	tstcs	r0, ip, lsl r1
    3a14:	ldmdals	fp, {r0, r4, r6, r7, sl, ip, lr}
    3a18:	cdp2	0, 1, cr15, cr6, cr6, {0}
    3a1c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a20:	blmi	ff9aff28 <_ZdlPv@@Base+0xff9a698c>
    3a24:			; <UNDEFINED> instruction: 0xf85948fd
    3a28:	ldrbtmi	r3, [r8], #-3
    3a2c:			; <UNDEFINED> instruction: 0x4619461a
    3a30:			; <UNDEFINED> instruction: 0xffcaf001
    3a34:			; <UNDEFINED> instruction: 0xf10d48fa
    3a38:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
    3a3c:	b	841a40 <_ZdlPv@@Base+0x8384a4>
    3a40:	ldrbtmi	r4, [r9], #-2552	; 0xfffff608
    3a44:	strbmi	r4, [r0], -r5, lsl #12
    3a48:	blx	1a3fa6a <_ZdlPv@@Base+0x1a364ce>
    3a4c:	andscc	lr, pc, #3620864	; 0x374000
    3a50:	ble	1c944a4 <_ZdlPv@@Base+0x1c8af08>
    3a54:	vmovne	r9, r9, s28, s29
    3a58:	teqcs	sp, pc, lsl r1
    3a5c:			; <UNDEFINED> instruction: 0xb11d54d1
    3a60:	blcs	21b14 <_ZdlPv@@Base+0x18578>
    3a64:	adchi	pc, sp, r0, asr #32
    3a68:	ldrbtmi	r4, [r8], #-2287	; 0xfffff711
    3a6c:			; <UNDEFINED> instruction: 0xf85ef006
    3a70:	strbmi	r4, [r0], -r1, lsl #12
    3a74:	stc2	0, cr15, [lr], {6}
    3a78:	stmdavc	r3!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}
    3a7c:	ldmib	sp, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    3a80:	addsmi	r3, r3, #-268435455	; 0xf0000001
    3a84:	movwhi	pc, #29312	; 0x7280	; <UNPREDICTABLE>
    3a88:	vmovne	r9, r8, s28, s29
    3a8c:	andsls	r4, pc, r1, lsr #12
    3a90:			; <UNDEFINED> instruction: 0x4640243a
    3a94:			; <UNDEFINED> instruction: 0xf00654d4
    3a98:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    3a9c:	addsmi	r3, r3, #-268435455	; 0xf0000001
    3aa0:	bls	7ba3c0 <_ZdlPv@@Base+0x7b0e24>
    3aa4:	tstls	pc, r9, asr ip	; <UNPREDICTABLE>
    3aa8:	ldrbpl	r2, [r1], #256	; 0x100
    3aac:			; <UNDEFINED> instruction: 0xf006981e
    3ab0:			; <UNDEFINED> instruction: 0xf7fffdcb
    3ab4:	smlaltblt	lr, r0, ip, r9
    3ab8:	ldmmi	ip, {r6, r7, r8, r9, fp, lr}^
    3abc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3ac0:			; <UNDEFINED> instruction: 0x461a4478
    3ac4:			; <UNDEFINED> instruction: 0xf0014619
    3ac8:			; <UNDEFINED> instruction: 0x4640ff7f
    3acc:	blx	1b3faee <_ZdlPv@@Base+0x1b36552>
    3ad0:			; <UNDEFINED> instruction: 0xf0064630
    3ad4:	blls	182880 <_ZdlPv@@Base+0x1792e4>
    3ad8:	blcs	7006c <_ZdlPv@@Base+0x66ad0>
    3adc:	adcshi	pc, pc, #0
    3ae0:	ldmdavs	r8, {r0, r4, r8, r9, fp, ip, pc}
    3ae4:			; <UNDEFINED> instruction: 0xf93cf001
    3ae8:	blcs	6a704 <_ZdlPv@@Base+0x61168>
    3aec:	andcs	sp, r0, r2, lsl #2
    3af0:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3af4:			; <UNDEFINED> instruction: 0xf0009808
    3af8:	strmi	pc, [r4], -r7, lsr #29
    3afc:	beq	fe43f364 <_ZdlPv@@Base+0xfe435dc8>
    3b00:	blx	14bfb22 <_ZdlPv@@Base+0x14b6586>
    3b04:			; <UNDEFINED> instruction: 0xf0069806
    3b08:	vnmla.f64	d15, d8, d15
    3b0c:			; <UNDEFINED> instruction: 0xf0060a10
    3b10:	bmi	ff202844 <_ZdlPv@@Base+0xff1f92a8>
    3b14:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    3b18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b1c:	subsmi	r9, sl, r3, lsr #22
    3b20:	cmphi	r0, #64	; 0x40	; <UNPREDICTABLE>
    3b24:	eorlt	r4, r5, r0, lsr #12
    3b28:	blhi	bee24 <_ZdlPv@@Base+0xb5888>
    3b2c:	svchi	0x00f0e8bd
    3b30:			; <UNDEFINED> instruction: 0xf0064640
    3b34:	blls	8029b8 <_ZdlPv@@Base+0x7f941c>
    3b38:			; <UNDEFINED> instruction: 0x4640e7b3
    3b3c:	blx	fe6bfb5e <_ZdlPv@@Base+0xfe6b65c2>
    3b40:	usada8	r7, pc, fp, r9	; <UNPREDICTABLE>
    3b44:			; <UNDEFINED> instruction: 0x463a48bb
    3b48:	ldrbtmi	r4, [r8], #-2491	; 0xfffff645
    3b4c:	sbccc	r4, r0, r9, ror r4
    3b50:			; <UNDEFINED> instruction: 0xff1ef000
    3b54:	blmi	fee7d620 <_ZdlPv@@Base+0xfee74084>
    3b58:	ldrbtmi	r4, [fp], #-2489	; 0xfffff647
    3b5c:	ldrbtmi	r4, [r9], #-2745	; 0xfffff547
    3b60:	sbcseq	pc, r4, r3, lsl #2
    3b64:	ldrbtmi	r6, [sl], #-2207	; 0xfffff761
    3b68:	ldmibmi	r7!, {r0, r3, r4, r7, sp, lr}
    3b6c:			; <UNDEFINED> instruction: 0xf0004479
    3b70:	str	pc, [sl, #-3855]!	; 0xfffff0f1
    3b74:			; <UNDEFINED> instruction: 0x6712e9dd
    3b78:	adcsmi	r4, lr, #922746880	; 0x37000000
    3b7c:	mcrge	4, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3b80:	andcs	r4, r0, #11665408	; 0xb20000
    3b84:	ldrbtmi	r4, [r8], #-2482	; 0xfffff64e
    3b88:	rsccc	r4, r8, r9, ror r4
    3b8c:			; <UNDEFINED> instruction: 0xff00f000
    3b90:	ldmmi	r0!, {r0, r3, r4, r6, r8, sl, sp, lr, pc}
    3b94:	bmi	fec154e0 <_ZdlPv@@Base+0xfec0bf44>
    3b98:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3b9c:			; <UNDEFINED> instruction: 0xf0003084
    3ba0:	ldrb	pc, [r3], #3797	; 0xed5	; <UNPREDICTABLE>
    3ba4:			; <UNDEFINED> instruction: 0xf0064630
    3ba8:	blls	742944 <_ZdlPv@@Base+0x7393a8>
    3bac:			; <UNDEFINED> instruction: 0x4630e71f
    3bb0:	blx	183fbd2 <_ZdlPv@@Base+0x1836636>
    3bb4:			; <UNDEFINED> instruction: 0xe7299b1c
    3bb8:	adcge	pc, r0, #14614528	; 0xdf0000
    3bbc:			; <UNDEFINED> instruction: 0xf7ff44fa
    3bc0:			; <UNDEFINED> instruction: 0x4629b9dd
    3bc4:			; <UNDEFINED> instruction: 0xf0064640
    3bc8:	ldrb	pc, [r5, -r5, ror #22]	; <UNPREDICTABLE>
    3bcc:	ldrbmi	r4, [r1], -r4, lsr #17
    3bd0:	ldrbtmi	r4, [r8], #-2724	; 0xfffff55c
    3bd4:	ldrbtmi	r3, [sl], #-32	; 0xffffffe0
    3bd8:	cdp2	0, 11, cr15, cr8, cr0, {0}
    3bdc:	vnmls.f16	s8, s17, s5
    3be0:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    3be4:	blx	15bfc06 <_ZdlPv@@Base+0x15b666a>
    3be8:	andscc	lr, r3, #3620864	; 0x374000
    3bec:	vrshr.s64	d4, d3, #64
    3bf0:	bls	4a43ec <_ZdlPv@@Base+0x49ae50>
    3bf4:	tstls	r3, r9, asr ip
    3bf8:	ldrbpl	r2, [r1], #256	; 0x100
    3bfc:	andscc	lr, r3, #3620864	; 0x374000
    3c00:	vrshr.s64	d4, d3, #64
    3c04:	bls	4a43c0 <_ZdlPv@@Base+0x49ae24>
    3c08:	tstls	r3, r9, asr ip
    3c0c:	ldrbpl	r2, [r1], #376	; 0x178
    3c10:	andscc	lr, r3, #3620864	; 0x374000
    3c14:	vrshr.s64	d4, d3, #64
    3c18:	bmi	1264394 <_ZdlPv@@Base+0x125adf8>
    3c1c:	ldmdbls	r2, {r3, r4, r6, sl, fp, ip}
    3c20:	andcs	r9, r0, r3, lsl r0
    3c24:	movwcs	r5, #5320	; 0x14c8
    3c28:			; <UNDEFINED> instruction: 0xf859930b
    3c2c:	bmi	fe3cfc3c <_ZdlPv@@Base+0xfe3c66a0>
    3c30:	andsvs	r4, sl, sl, ror r4
    3c34:	stmiblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c38:	andeq	ip, r1, ip, lsr #30
    3c3c:	andeq	r0, r0, r8, lsr #2
    3c40:	andeq	ip, r1, lr, lsl pc
    3c44:	andeq	r0, r0, ip, asr #2
    3c48:	andeq	r0, r0, r8, ror #2
    3c4c:	muleq	r1, r8, r0
    3c50:	andeq	r9, r0, ip, lsl r3
    3c54:	andeq	r9, r0, r8, lsr #6
    3c58:	andeq	sp, r1, r6, lsr #30
    3c5c:	andeq	r9, r0, r4, lsl r3
    3c60:	andeq	ip, r1, r4, ror #25
    3c64:	andeq	r9, r0, r6, lsl #6
    3c68:	andeq	sp, r1, r8, lsl #30
    3c6c:	andeq	sp, r1, r2, lsl #30
    3c70:			; <UNDEFINED> instruction: 0x000093b8
    3c74:	andeq	r0, r0, ip, lsr r1
    3c78:	andeq	sp, r1, lr, lsl #27
    3c7c:	andeq	sp, r1, sl, ror sp
    3c80:	andeq	sp, r1, r2, ror #26
    3c84:	andeq	sp, r1, r8, asr #26
    3c88:	muleq	r0, r2, r1
    3c8c:	andeq	sp, r1, r4, lsr sp
    3c90:	andeq	r9, r0, r8, ror #2
    3c94:	andeq	sp, r1, lr, lsl sp
    3c98:	andeq	sp, r1, r4, lsl sp
    3c9c:	andeq	r9, r0, r8, asr #2
    3ca0:	strdeq	sp, [r1], -sl
    3ca4:	andeq	r9, r0, r8, lsr r1
    3ca8:	ldrdeq	sp, [r1], -r8
    3cac:	andeq	r0, r0, ip, asr r1
    3cb0:	andeq	r9, r0, r8, lsr r1
    3cb4:	andeq	r9, r0, r4, asr #2
    3cb8:	andeq	r9, r0, lr, asr #4
    3cbc:	muleq	r0, ip, r1
    3cc0:	andeq	sp, r1, r4, lsl #25
    3cc4:	andeq	sp, r1, lr, ror #24
    3cc8:	andeq	sp, r1, lr, asr ip
    3ccc:	andeq	sp, r1, lr, asr #24
    3cd0:	andeq	sp, r1, lr, lsr ip
    3cd4:	andeq	sp, r1, lr, lsr #24
    3cd8:	andeq	sp, r1, lr, lsl ip
    3cdc:	andeq	sp, r1, lr, lsl #24
    3ce0:	strdeq	sp, [r1], -lr
    3ce4:	andeq	sp, r1, sl, ror #23
    3ce8:	andeq	r9, r0, r8, lsr r0
    3cec:	ldrdeq	sp, [r1], -r0
    3cf0:	andeq	r9, r0, sl, lsr #32
    3cf4:			; <UNDEFINED> instruction: 0x0001dbba
    3cf8:	andeq	r9, r0, r0, lsr #32
    3cfc:	andeq	sp, r1, r2, lsr #23
    3d00:	andeq	r9, r0, r2, lsl r0
    3d04:	andeq	sp, r1, r6, asr fp
    3d08:	andeq	sp, r1, lr, lsr fp
    3d0c:	andeq	r8, r0, r4, ror pc
    3d10:	andeq	sp, r1, r8, lsr #22
    3d14:	andeq	r8, r0, sl, lsl #31
    3d18:	andeq	sp, r1, r2, lsl fp
    3d1c:	andeq	r8, r0, r4, ror #30
    3d20:	strdeq	sp, [r1], -r8
    3d24:	andeq	r8, r0, ip, lsr #30
    3d28:	ldrdeq	sp, [r1], -r0
    3d2c:	andeq	sp, r1, lr, lsl #21
    3d30:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    3d34:	andeq	r9, r0, r2, lsr r0
    3d38:	andeq	r9, r0, r4, lsr #32
    3d3c:	andeq	r9, r0, r6, lsl r0
    3d40:	andeq	r0, r0, r0, asr r1
    3d44:	andeq	sp, r1, r8, lsl sl
    3d48:	andeq	r8, r0, lr, lsl #29
    3d4c:	ldrdeq	sp, [r1], -lr
    3d50:	andeq	sp, r1, r8, lsr #19
    3d54:	muleq	r1, r6, r9
    3d58:	andeq	sp, r1, ip, asr r9
    3d5c:	muleq	r0, r0, sp
    3d60:	andeq	sp, r1, r4, asr #18
    3d64:	andeq	r0, r0, r3, ror #31
    3d68:	andeq	sp, r1, r6, lsl r9
    3d6c:	andeq	sp, r1, r6, lsl #18
    3d70:	andeq	sp, r1, r2, ror #17
    3d74:	andeq	sp, r1, sl, asr #17
    3d78:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3d7c:	muleq	r1, r0, r8
    3d80:	andeq	sp, r1, r6, ror #16
    3d84:	andeq	r8, r0, r6, ror #11
    3d88:	andeq	sp, r1, r2, lsr r8
    3d8c:	andeq	r8, r0, r0, ror pc
    3d90:	andeq	sp, r1, r2, lsl r8
    3d94:	ldrdeq	sp, [r1], -r2
    3d98:	andeq	sp, r1, r2, asr #15
    3d9c:	andeq	sp, r1, ip, lsr #15
    3da0:	muleq	r1, r4, r7
    3da4:	andeq	sp, r1, lr, ror r7
    3da8:	andeq	r8, r0, r0, asr #29
    3dac:	andeq	r8, r0, sl, lsr sp
    3db0:	andeq	sp, r1, sl, lsr r7
    3db4:	andeq	r8, r0, r2, asr sp
    3db8:	andeq	r8, r0, r8, asr #26
    3dbc:	andeq	r0, r0, r4, ror r1
    3dc0:	andeq	r8, r0, r2, asr #26
    3dc4:	ldrdeq	sp, [r1], -r4
    3dc8:	andeq	r8, r0, r2, lsl #26
    3dcc:	andeq	sp, r1, r0, asr #13
    3dd0:	andeq	r8, r0, lr, ror #25
    3dd4:	andeq	r0, r0, r8, asr #3
    3dd8:	andeq	sp, r1, r8, lsl #13
    3ddc:	andeq	r8, r0, r8, lsr #8
    3de0:	andeq	sp, r1, r0, ror r6
    3de4:	andeq	sp, r1, r8, asr #12
    3de8:	andeq	r8, r0, r0, ror sp
    3dec:	andeq	sp, r1, r2, lsr r6
    3df0:	andeq	sp, r1, r0, lsl #12
    3df4:	andeq	r8, r0, lr, lsr #27
    3df8:	andeq	sp, r1, lr, ror #11
    3dfc:	andeq	r8, r0, ip, lsr #26
    3e00:	ldrdeq	sp, [r1], -ip
    3e04:			; <UNDEFINED> instruction: 0x0001d5b0
    3e08:	andeq	r8, r0, r6, lsr sp
    3e0c:	andeq	r8, r0, ip, lsl #26
    3e10:	andeq	r8, r0, r6, asr #25
    3e14:	andeq	r8, r0, r0, asr #25
    3e18:			; <UNDEFINED> instruction: 0x00008cbe
    3e1c:	andeq	r8, r0, r6, asr ip
    3e20:	andeq	r8, r0, lr, ror #24
    3e24:	andeq	r8, r0, lr, asr #24
    3e28:	andeq	r8, r0, lr, asr #24
    3e2c:	andeq	r8, r0, r0, asr #23
    3e30:	andeq	ip, r1, sl, lsl r3
    3e34:	andeq	sp, r1, r6, ror #6
    3e38:	andeq	r8, r0, r8, lsr #21
    3e3c:	andeq	sp, r1, r6, asr r3
    3e40:	andeq	r8, r0, r6, lsr sl
    3e44:	andeq	r8, r0, sl, lsr sl
    3e48:	andeq	r8, r0, r8, lsr sl
    3e4c:	andeq	sp, r1, sl, lsr #6
    3e50:	andeq	r8, r0, r4, asr sl
    3e54:	andeq	sp, r1, r8, lsl r3
    3e58:	andeq	r8, r0, sl, ror r7
    3e5c:	andeq	r8, r0, ip, asr #23
    3e60:	ldrdeq	sp, [r1], -lr
    3e64:	andeq	r8, r0, r2, lsl r7
    3e68:	muleq	r0, sl, r8
    3e6c:	andeq	r8, r0, r0, asr r8
    3e70:	ldrsbne	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    3e74:			; <UNDEFINED> instruction: 0xf00030d4
    3e78:	blmi	ffa8351c <_ZdlPv@@Base+0xffa79f80>
    3e7c:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3e80:	ldrsbeq	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    3e84:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3e88:			; <UNDEFINED> instruction: 0xf0064630
    3e8c:	blmi	ff982e08 <_ZdlPv@@Base+0xff97986c>
    3e90:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3e94:	bne	43f6fc <_ZdlPv@@Base+0x436160>
    3e98:			; <UNDEFINED> instruction: 0xf8c3447b
    3e9c:			; <UNDEFINED> instruction: 0x464000d4
    3ea0:			; <UNDEFINED> instruction: 0xf96af006
    3ea4:	strbmi	r4, [r1], -r0, ror #17
    3ea8:	sbcscc	r4, r4, r8, ror r4
    3eac:	stc2l	0, cr15, [ip]
    3eb0:			; <UNDEFINED> instruction: 0xf0064640
    3eb4:	ldmib	sp, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    3eb8:	andsmi	r2, r3, #671088640	; 0x28000000
    3ebc:	addshi	pc, ip, r0, asr #32
    3ec0:	blcs	2aae8 <_ZdlPv@@Base+0x2154c>
    3ec4:	blge	1f40fc8 <_ZdlPv@@Base+0x1f37a2c>
    3ec8:	ldmibmi	r9, {r3, r4, r6, r7, fp, lr}^
    3ecc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3ed0:			; <UNDEFINED> instruction: 0xf00030d4
    3ed4:			; <UNDEFINED> instruction: 0xf7fffd79
    3ed8:			; <UNDEFINED> instruction: 0x4621bb73
    3edc:			; <UNDEFINED> instruction: 0xf0064630
    3ee0:	str	pc, [lr, #2521]	; 0x9d9
    3ee4:	beq	fe43f74c <_ZdlPv@@Base+0xfe4361b0>
    3ee8:			; <UNDEFINED> instruction: 0xf9c4f006
    3eec:	blt	9c1ef0 <_ZdlPv@@Base+0x9b8954>
    3ef0:			; <UNDEFINED> instruction: 0x465148d0
    3ef4:	ldrbtmi	r4, [r8], #-2768	; 0xfffff530
    3ef8:	eorcc	r4, r0, sl, ror r4
    3efc:	stc2	0, cr15, [r6, #-0]
    3f00:	blt	fecc1f04 <_ZdlPv@@Base+0xfecb8968>
    3f04:	stmiami	lr, {r0, r2, r3, r6, r7, r8, r9, fp, lr}^
    3f08:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3f0c:			; <UNDEFINED> instruction: 0x461a4478
    3f10:			; <UNDEFINED> instruction: 0xf0014619
    3f14:	bmi	ff3033e0 <_ZdlPv@@Base+0xff2f9e44>
    3f18:	movwcc	r9, #6916	; 0x1b04
    3f1c:			; <UNDEFINED> instruction: 0xf8599304
    3f20:	blmi	ff24bf30 <_ZdlPv@@Base+0xff242994>
    3f24:	andsvs	r4, r3, fp, ror r4
    3f28:	ldmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f2c:	stmiami	r7, {r0, r1, r6, r7, r8, r9, fp, lr}^
    3f30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3f34:			; <UNDEFINED> instruction: 0x461a4478
    3f38:			; <UNDEFINED> instruction: 0xf0014619
    3f3c:	ldrt	pc, [r2], #3397	; 0xd45	; <UNPREDICTABLE>
    3f40:	ldrtmi	r4, [r0], -r3, asr #19
    3f44:			; <UNDEFINED> instruction: 0xf7fe4479
    3f48:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3f4c:	cfldrsge	mvf15, [r0], #-252	; 0xffffff04
    3f50:	ldrtmi	r4, [r0], -r0, asr #19
    3f54:			; <UNDEFINED> instruction: 0xf7fe4479
    3f58:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    3f5c:	cfstrsge	mvf15, [r8], #-252	; 0xffffff04
    3f60:			; <UNDEFINED> instruction: 0x463049bd
    3f64:			; <UNDEFINED> instruction: 0xf7fe4479
    3f68:	stmdacs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    3f6c:	cfstrsge	mvf15, [r0], #-252	; 0xffffff04
    3f70:			; <UNDEFINED> instruction: 0x463049ba
    3f74:			; <UNDEFINED> instruction: 0xf7fe4479
    3f78:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3f7c:	cfldrsge	mvf15, [r8], {63}	; 0x3f
    3f80:			; <UNDEFINED> instruction: 0x463049b7
    3f84:			; <UNDEFINED> instruction: 0xf7fe4479
    3f88:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3f8c:	cfldrsge	mvf15, [r0], {63}	; 0x3f
    3f90:			; <UNDEFINED> instruction: 0x463049b4
    3f94:			; <UNDEFINED> instruction: 0xf7fe4479
    3f98:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    3f9c:	cfstrsge	mvf15, [r8], {63}	; 0x3f
    3fa0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3fa4:			; <UNDEFINED> instruction: 0x46404631
    3fa8:	blx	103ffb6 <_ZdlPv@@Base+0x1036a1a>
    3fac:	strbmi	r4, [r1], -r3, lsr #23
    3fb0:			; <UNDEFINED> instruction: 0xf85948ad
    3fb4:	ldrbtmi	r3, [r8], #-3
    3fb8:			; <UNDEFINED> instruction: 0xf001461a
    3fbc:			; <UNDEFINED> instruction: 0xf7fffd05
    3fc0:	stmibmi	sl!, {r1, r3, r5, r6, r7, r9, fp, ip, sp, pc}
    3fc4:	andeq	pc, ip, r3, lsl #2
    3fc8:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
    3fcc:	stc2l	0, cr15, [r0]
    3fd0:	blt	ff501fd4 <_ZdlPv@@Base+0xff4f8a38>
    3fd4:	beq	43f83c <_ZdlPv@@Base+0x4362a0>
    3fd8:			; <UNDEFINED> instruction: 0xf94cf006
    3fdc:			; <UNDEFINED> instruction: 0xe61c9b13
    3fe0:	beq	43f848 <_ZdlPv@@Base+0x4362ac>
    3fe4:			; <UNDEFINED> instruction: 0xf946f006
    3fe8:			; <UNDEFINED> instruction: 0xe60c9b13
    3fec:	beq	43f854 <_ZdlPv@@Base+0x4362b8>
    3ff0:			; <UNDEFINED> instruction: 0xf940f006
    3ff4:	ldrb	r9, [ip, #2835]!	; 0xb13
    3ff8:	ldmibmi	lr, {r0, r2, r3, r4, r7, fp, lr}
    3ffc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4000:			; <UNDEFINED> instruction: 0xf00030d4
    4004:	ldrb	pc, [fp, -r1, ror #25]	; <UNPREDICTABLE>
    4008:			; <UNDEFINED> instruction: 0xf0064640
    400c:	blls	8024e0 <_ZdlPv@@Base+0x7f8f44>
    4010:	blls	bd2e8 <_ZdlPv@@Base+0xb3d4c>
    4014:	beq	fe43f87c <_ZdlPv@@Base+0xfe4362e0>
    4018:			; <UNDEFINED> instruction: 0xf0066819
    401c:			; <UNDEFINED> instruction: 0xf7fef8e3
    4020:			; <UNDEFINED> instruction: 0x4640bfd9
    4024:			; <UNDEFINED> instruction: 0xf926f006
    4028:	str	r9, [pc], #2847	; 4030 <__printf_chk@plt+0x1150>
    402c:			; <UNDEFINED> instruction: 0xf0064640
    4030:	blls	8024bc <_ZdlPv@@Base+0x7f8f20>
    4034:	blmi	fe0fd2fc <_ZdlPv@@Base+0xfe0f3d60>
    4038:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    403c:			; <UNDEFINED> instruction: 0xf8594640
    4040:	ldmdavs	r9, {r0, r1, ip, sp}
    4044:	blx	ffcc0050 <_ZdlPv@@Base+0xffcb6ab4>
    4048:			; <UNDEFINED> instruction: 0x46414b7c
    404c:			; <UNDEFINED> instruction: 0xf859488a
    4050:	ldrbtmi	r3, [r8], #-3
    4054:			; <UNDEFINED> instruction: 0xf001461a
    4058:			; <UNDEFINED> instruction: 0xf7fffcb7
    405c:	blmi	fe1f2af0 <_ZdlPv@@Base+0xfe1e9554>
    4060:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4064:	ldr	r6, [sp, #-2072]!	; 0xfffff7e8
    4068:	blcs	221bc <_ZdlPv@@Base+0x18c20>
    406c:	cfstrdge	mvd15, [pc], {63}	; 0x3f
    4070:	andcs	r4, r0, #2146304	; 0x20c000
    4074:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4078:	stc2	0, cr15, [sl], {0}
    407c:	ldrdvc	pc, [r0], -r8
    4080:			; <UNDEFINED> instruction: 0xf77f42bd
    4084:	strb	sl, [r2], #-3151	; 0xfffff3b1
    4088:			; <UNDEFINED> instruction: 0x4630497e
    408c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    4090:	ldc2l	0, cr15, [lr], #-0
    4094:	strbmi	lr, [r0], -sl, asr #8
    4098:			; <UNDEFINED> instruction: 0xf8ecf006
    409c:	ldrbt	r9, [r3], #2847	; 0xb1f
    40a0:	ldmdami	r9!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    40a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    40a8:			; <UNDEFINED> instruction: 0x461a4478
    40ac:			; <UNDEFINED> instruction: 0xf0014619
    40b0:			; <UNDEFINED> instruction: 0xf7fffc8b
    40b4:	ldmdami	r5!, {r1, r2, r4, r6, r8, r9, fp, ip, sp, pc}^
    40b8:	ldmdbmi	r5!, {r9, sp}^
    40bc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    40c0:			; <UNDEFINED> instruction: 0xf00030c0
    40c4:			; <UNDEFINED> instruction: 0xf7fffc65
    40c8:			; <UNDEFINED> instruction: 0x4640bbf8
    40cc:			; <UNDEFINED> instruction: 0xf8d2f006
    40d0:			; <UNDEFINED> instruction: 0xf7ff9b1f
    40d4:	blmi	1bf2fe4 <_ZdlPv@@Base+0x1be9a48>
    40d8:	stmdbmi	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    40dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    40e0:	rsceq	pc, r8, r3, lsl #2
    40e4:	mrrc2	0, 0, pc, r4, cr0	; <UNPREDICTABLE>
    40e8:	ldrdcc	pc, [r0], -r8
    40ec:	stmdami	fp!, {r9, sp}^
    40f0:			; <UNDEFINED> instruction: 0xf8544478
    40f4:	rsccc	r1, r8, r3, lsr #32
    40f8:	mcrr2	0, 0, pc, sl, cr0	; <UNPREDICTABLE>
    40fc:	andcs	r4, r0, #104, 16	; 0x680000
    4100:	ldrbtmi	r4, [r8], #-2408	; 0xfffff698
    4104:	rsccc	r4, r8, r9, ror r4
    4108:	mcrr2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
    410c:	ldrdcc	pc, [r0], -r8
    4110:	stmdbmi	r6!, {r0, r2, r5, r6, fp, lr}^
    4114:			; <UNDEFINED> instruction: 0xf8544478
    4118:	ldrbtmi	r2, [r9], #-35	; 0xffffffdd
    411c:			; <UNDEFINED> instruction: 0xf00030e8
    4120:	stmdbmi	r3!, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}^
    4124:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4128:			; <UNDEFINED> instruction: 0x46404479
    412c:			; <UNDEFINED> instruction: 0xfff6f005
    4130:	strbmi	r6, [r1], -r0, lsr #16
    4134:	stc2l	0, cr15, [r0], {0}
    4138:			; <UNDEFINED> instruction: 0x4641485e
    413c:			; <UNDEFINED> instruction: 0xf0004478
    4140:			; <UNDEFINED> instruction: 0xe005fcbb
    4144:	eoreq	pc, r6, r4, asr r8	; <UNPREDICTABLE>
    4148:			; <UNDEFINED> instruction: 0xf0004641
    414c:			; <UNDEFINED> instruction: 0x3601fcb5
    4150:	blle	ffdd4c10 <_ZdlPv@@Base+0xffdcb674>
    4154:	andscc	lr, pc, #3620864	; 0x374000
    4158:	ble	814bac <_ZdlPv@@Base+0x80b610>
    415c:	mrrcne	9, 1, r9, lr, cr14	; <UNPREDICTABLE>
    4160:	andcs	r4, r0, #5570560	; 0x550000
    4164:	strbpl	r9, [sl], #1567	; 0x61f
    4168:	ldmdbmi	r4, {r3, r4, r5, r6, sl, lr}^
    416c:	ldrbtmi	r3, [r9], #-232	; 0xffffff18
    4170:	stc2	0, cr15, [lr], {-0}
    4174:	andcs	r4, r0, #5373952	; 0x520000
    4178:	ldrbtmi	r9, [r8], #-2334	; 0xfffff6e2
    417c:			; <UNDEFINED> instruction: 0xf00030e8
    4180:	strbmi	pc, [r0], -r7, lsl #24	; <UNPREDICTABLE>
    4184:			; <UNDEFINED> instruction: 0xf810f006
    4188:	bllt	10c218c <_ZdlPv@@Base+0x10b8bf0>
    418c:	cdp2	0, 2, cr15, cr10, cr0, {0}
    4190:	ldmdavs	r8, {r0, r4, r8, r9, fp, ip, pc}
    4194:	cdp2	0, 4, cr15, cr8, cr0, {0}
    4198:			; <UNDEFINED> instruction: 0xf7fe2001
    419c:			; <UNDEFINED> instruction: 0x4640ed34
    41a0:			; <UNDEFINED> instruction: 0xf868f006
    41a4:	bfc	r9, #22, #4
    41a8:			; <UNDEFINED> instruction: 0xf0069806
    41ac:	blls	5c2340 <_ZdlPv@@Base+0x5b8da4>
    41b0:	blt	1c821b4 <_ZdlPv@@Base+0x1c78c18>
    41b4:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    41b8:	strbmi	r9, [r0], -r6, lsl #18
    41bc:			; <UNDEFINED> instruction: 0xffdcf005
    41c0:	blt	fe0c21c4 <_ZdlPv@@Base+0xfe0b8c28>
    41c4:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    41c8:			; <UNDEFINED> instruction: 0xf0054640
    41cc:	cdp	15, 1, cr15, cr8, cr13, {7}
    41d0:			; <UNDEFINED> instruction: 0xf0050a90
    41d4:	stmdals	r6, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    41d8:			; <UNDEFINED> instruction: 0xffe6f005
    41dc:	beq	43fa44 <_ZdlPv@@Base+0x4364a8>
    41e0:			; <UNDEFINED> instruction: 0xffe2f005
    41e4:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    41e8:			; <UNDEFINED> instruction: 0xf0054640
    41ec:	ubfx	pc, sp, #31, #15
    41f0:			; <UNDEFINED> instruction: 0x4640e7f1
    41f4:			; <UNDEFINED> instruction: 0xffd8f005
    41f8:	strbmi	lr, [r0], -r9, ror #15
    41fc:			; <UNDEFINED> instruction: 0xffd4f005
    4200:			; <UNDEFINED> instruction: 0xf0054630
    4204:	ubfx	pc, r1, #31, #3
    4208:			; <UNDEFINED> instruction: 0xf0054640
    420c:	ldrb	pc, [lr, sp, asr #31]	; <UNPREDICTABLE>
    4210:	ldrb	lr, [ip, r4, ror #15]
    4214:			; <UNDEFINED> instruction: 0xf0054640
    4218:	ldrb	pc, [r8, r7, asr #31]	; <UNPREDICTABLE>
    421c:	svclt	0x0000e7f0
    4220:	andeq	sp, r1, r4, lsr r0
    4224:	andeq	sp, r1, r8, lsl r0
    4228:	andeq	sp, r1, r8
    422c:	andeq	ip, r1, r4, ror #31
    4230:	andeq	r8, r0, r2, asr #13
    4234:			; <UNDEFINED> instruction: 0x0001cfba
    4238:	strdeq	r8, [r0], -r0
    423c:	andeq	r0, r0, r4, ror r1
    4240:	andeq	r8, r0, r0, lsl #11
    4244:	andeq	r0, r0, r0, asr r1
    4248:	muleq	r0, r8, r5
    424c:	andeq	r8, r0, r0, lsl #14
    4250:			; <UNDEFINED> instruction: 0x000085b0
    4254:	andeq	r8, r0, r4, lsr #11
    4258:	muleq	r0, ip, r5
    425c:	andeq	r8, r0, ip, lsl #10
    4260:	andeq	r8, r0, r0, lsl #11
    4264:	andeq	r8, r0, r4, ror r5
    4268:	muleq	r0, r2, r5
    426c:	andeq	r8, r0, r2, lsr r3
    4270:			; <UNDEFINED> instruction: 0x0001ceb4
    4274:	strdeq	r8, [r0], -lr
    4278:	andeq	r8, r0, sl, lsl #10
    427c:	muleq	r0, ip, r1
    4280:	strdeq	r8, [r0], -r6
    4284:	andeq	r8, r0, lr, asr #10
    4288:	andeq	r8, r0, r0, asr r5
    428c:	strdeq	ip, [r1], -r4
    4290:	andeq	r8, r0, r6, ror #10
    4294:	ldrdeq	ip, [r1], -r4
    4298:	andeq	r8, r0, lr, asr #9
    429c:	andeq	ip, r1, r0, asr #27
    42a0:	andeq	ip, r1, lr, lsr #27
    42a4:			; <UNDEFINED> instruction: 0x000084b0
    42a8:	muleq	r1, ip, sp
    42ac:	andeq	r8, r0, r2, lsr #9
    42b0:	andeq	r8, r0, r0, lsr #9
    42b4:	muleq	r0, r0, r4
    42b8:	andeq	ip, r1, r8, asr #26
    42bc:	andeq	r8, r0, r2, ror #8
    42c0:	andeq	ip, r1, r6, lsr sp
    42c4:	strcs	fp, [ip, #-1392]	; 0xfffffa90
    42c8:			; <UNDEFINED> instruction: 0x26004c16
    42cc:			; <UNDEFINED> instruction: 0xf504447c
    42d0:	ldrcc	r7, [r0], #-138	; 0xffffff76
    42d4:			; <UNDEFINED> instruction: 0xf98af001
    42d8:			; <UNDEFINED> instruction: 0xf8444620
    42dc:			; <UNDEFINED> instruction: 0xf0056c04
    42e0:	stccc	14, cr15, [r1, #-996]	; 0xfffffc1c
    42e4:	stclne	0, cr6, [fp], #-920	; 0xfffffc68
    42e8:	ldreq	pc, [r4], #-260	; 0xfffffefc
    42ec:	bmi	3b8ac4 <_ZdlPv@@Base+0x3af528>
    42f0:	stmdbmi	lr, {sp}
    42f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    42f8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    42fc:	mrrclt	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    4300:			; <UNDEFINED> instruction: 0xf1c54b0b
    4304:	andscs	r0, r4, #12, 8	; 0xc000000
    4308:	movwcc	r4, #50299	; 0xc47b
    430c:	strcc	pc, [r4], #-2818	; 0xfffff4fe
    4310:	adcmi	r4, ip, #30408704	; 0x1d00000
    4314:			; <UNDEFINED> instruction: 0xf7fed101
    4318:	ldccc	12, cr14, [r4], {220}	; 0xdc
    431c:			; <UNDEFINED> instruction: 0xf0004620
    4320:	ubfx	pc, sp, #21, #23
    4324:	andeq	ip, r1, r4, ror #23
    4328:	andeq	fp, r1, r8, lsl #26
    432c:	strdeq	r0, [r0], -fp
    4330:	andeq	ip, r1, r8, lsr #23
    4334:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4338:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    433c:	svclt	0x00ecf000
    4340:	svclt	0x00004770
    4344:	andeq	lr, r1, sl, lsr #25
    4348:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    434c:			; <UNDEFINED> instruction: 0xf7fe4478
    4350:			; <UNDEFINED> instruction: 0xb110ed98
    4354:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4358:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
    435c:	andeq	r8, r0, r0, asr #8
    4360:	andeq	fp, r1, lr, lsr #25
    4364:	andcs	r4, r0, #2048	; 0x800
    4368:	andsvs	r4, sl, fp, ror r4
    436c:	svclt	0x00004770
    4370:	andeq	pc, r1, r4, lsl #15
    4374:	cfstr32mi	mvfx11, [r5], {16}
    4378:			; <UNDEFINED> instruction: 0x4620447c
    437c:			; <UNDEFINED> instruction: 0xf936f001
    4380:	pop	{r5, r8, sl, fp, ip}
    4384:			; <UNDEFINED> instruction: 0xf0054010
    4388:	svclt	0x0000ba1f
    438c:	andeq	pc, r1, ip, lsl #15
    4390:	addlt	fp, r2, r0, lsl r5
    4394:	movwcs	r4, #3083	; 0xc0b
    4398:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
    439c:	movwls	r4, #2315	; 0x90b
    43a0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    43a4:			; <UNDEFINED> instruction: 0xf0054620
    43a8:	blmi	2833b4 <_ZdlPv@@Base+0x279e18>
    43ac:	strtmi	r4, [r0], -r9, lsl #18
    43b0:	bmi	2555a4 <_ZdlPv@@Base+0x24c008>
    43b4:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    43b8:	pop	{r1, ip, sp, pc}
    43bc:			; <UNDEFINED> instruction: 0xf7fe4010
    43c0:	svclt	0x0000bbf3
    43c4:	andeq	pc, r1, r2, ror r7	; <UNPREDICTABLE>
    43c8:	andeq	r8, r0, r0, asr #22
    43cc:	andeq	r8, r0, lr, asr #5
    43d0:	andeq	fp, r1, r0, lsl #21
    43d4:	andeq	r0, r0, r0, lsl #3
    43d8:	andeq	fp, r1, sl, asr #24
    43dc:	cfstr32mi	mvfx11, [r9], {16}
    43e0:			; <UNDEFINED> instruction: 0x4620447c
    43e4:	blx	fe6403fc <_ZdlPv@@Base+0xfe636e60>
    43e8:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
    43ec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    43f0:			; <UNDEFINED> instruction: 0xf7fe4479
    43f4:			; <UNDEFINED> instruction: 0xf104ebdc
    43f8:	pop	{r2, r3}
    43fc:			; <UNDEFINED> instruction: 0xf0044010
    4400:	svclt	0x0000bc0f
    4404:	andeq	pc, r1, r4, lsr #15
    4408:	andeq	fp, r1, r2, lsl ip
    440c:	strdeq	r4, [r0], -r5
    4410:	cfstr32mi	mvfx11, [r7], {16}
    4414:			; <UNDEFINED> instruction: 0x4620447c
    4418:			; <UNDEFINED> instruction: 0xff74f004
    441c:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    4420:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4424:			; <UNDEFINED> instruction: 0x4010e8bd
    4428:			; <UNDEFINED> instruction: 0xf7fe4479
    442c:	svclt	0x0000bbbd
    4430:			; <UNDEFINED> instruction: 0x0001f7b4
    4434:	ldrdeq	fp, [r1], -lr
    4438:	muleq	r0, r1, ip
    443c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4440:	bicscc	pc, r8, #13828096	; 0xd30000
    4444:	ldrbmi	fp, [r0, -r3, lsl #2]!
    4448:	ldmdblt	r8, {r0, r2, ip, sp, lr, pc}
    444c:	andeq	pc, r1, r6, lsr #31
    4450:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4454:	stmialt	sl, {r0, ip, sp, lr, pc}^
    4458:	andeq	r0, r2, r6, lsl #7
    445c:	bleq	405a0 <_ZdlPv@@Base+0x37004>
    4460:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4464:	strbtmi	fp, [sl], -r2, lsl #24
    4468:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    446c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4470:	ldrmi	sl, [sl], #776	; 0x308
    4474:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4478:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    447c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4480:			; <UNDEFINED> instruction: 0xf85a4b06
    4484:	stmdami	r6, {r0, r1, ip, sp}
    4488:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    448c:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    4490:	bl	ffb42490 <_ZdlPv@@Base+0xffb38ef4>
    4494:	andeq	fp, r1, r0, lsr #19
    4498:	andeq	r0, r0, r8, lsr #3
    449c:	muleq	r0, r0, r1
    44a0:	andeq	r0, r0, r0, lsr r1
    44a4:	ldr	r3, [pc, #20]	; 44c0 <__printf_chk@plt+0x15e0>
    44a8:	ldr	r2, [pc, #20]	; 44c4 <__printf_chk@plt+0x15e4>
    44ac:	add	r3, pc, r3
    44b0:	ldr	r2, [r3, r2]
    44b4:	cmp	r2, #0
    44b8:	bxeq	lr
    44bc:	b	2eb0 <__gmon_start__@plt>
    44c0:	andeq	fp, r1, r0, lsl #19
    44c4:			; <UNDEFINED> instruction: 0x000001b0
    44c8:	blmi	1d64e8 <_ZdlPv@@Base+0x1ccf4c>
    44cc:	bmi	1d56b4 <_ZdlPv@@Base+0x1cc118>
    44d0:	addmi	r4, r3, #2063597568	; 0x7b000000
    44d4:	andle	r4, r3, sl, ror r4
    44d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    44dc:	ldrmi	fp, [r8, -r3, lsl #2]
    44e0:	svclt	0x00004770
    44e4:	andeq	ip, r1, r0, ror #19
    44e8:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    44ec:	andeq	fp, r1, ip, asr r9
    44f0:	andeq	r0, r0, r4, lsr #3
    44f4:	stmdbmi	r9, {r3, fp, lr}
    44f8:	bmi	2556e0 <_ZdlPv@@Base+0x24c144>
    44fc:	bne	2556e8 <_ZdlPv@@Base+0x24c14c>
    4500:	svceq	0x00cb447a
    4504:			; <UNDEFINED> instruction: 0x01a1eb03
    4508:	andle	r1, r3, r9, asr #32
    450c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4510:	ldrmi	fp, [r8, -r3, lsl #2]
    4514:	svclt	0x00004770
    4518:			; <UNDEFINED> instruction: 0x0001c9b4
    451c:			; <UNDEFINED> instruction: 0x0001c9b0
    4520:	andeq	fp, r1, r0, lsr r9
    4524:			; <UNDEFINED> instruction: 0x000001b4
    4528:	blmi	2b1950 <_ZdlPv@@Base+0x2a83b4>
    452c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4530:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4534:	blmi	272ae8 <_ZdlPv@@Base+0x26954c>
    4538:	ldrdlt	r5, [r3, -r3]!
    453c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4540:			; <UNDEFINED> instruction: 0xf7fe6818
    4544:			; <UNDEFINED> instruction: 0xf7ffecc2
    4548:	blmi	1c444c <_ZdlPv@@Base+0x1baeb0>
    454c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4550:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4554:	andeq	ip, r1, lr, ror r9
    4558:	andeq	fp, r1, r0, lsl #18
    455c:			; <UNDEFINED> instruction: 0x000001b8
    4560:	andeq	fp, r1, r2, asr #21
    4564:	andeq	ip, r1, lr, asr r9
    4568:	svclt	0x0000e7c4
    456c:	svcmi	0x00f0e92d
    4570:	bmi	1cd5dd4 <_ZdlPv@@Base+0x1ccc838>
    4574:	blmi	1cd5fdc <_ZdlPv@@Base+0x1ccca40>
    4578:	ldrbtmi	r4, [sl], #-1675	; 0xfffff975
    457c:	addlt	r4, fp, r2, ror r9
    4580:	ldmpl	r3, {r1, r7, r9, sl, lr}^
    4584:			; <UNDEFINED> instruction: 0xf8df4479
    4588:	ldmdavs	fp, {r2, r6, r7, r8, ip, pc}
    458c:			; <UNDEFINED> instruction: 0xf04f9309
    4590:			; <UNDEFINED> instruction: 0xf7fe0300
    4594:	ldrbtmi	lr, [r9], #3120	; 0xc30
    4598:	teqle	sp, r0, lsl #16
    459c:	svceq	0x0000f1bb
    45a0:	addshi	pc, r7, r0
    45a4:			; <UNDEFINED> instruction: 0xf0064658
    45a8:	blmi	1a826ec <_ZdlPv@@Base+0x1a79150>
    45ac:	ldrbtmi	r4, [fp], #-2409	; 0xfffff697
    45b0:			; <UNDEFINED> instruction: 0x46024479
    45b4:	andsvs	r4, sl, r0, asr r6
    45b8:	ldc	7, cr15, [ip], {254}	; 0xfe
    45bc:	eorsle	r2, r5, r0, lsl #16
    45c0:	ldrbmi	r4, [r0], -r5, ror #18
    45c4:			; <UNDEFINED> instruction: 0xf7fe4479
    45c8:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    45cc:			; <UNDEFINED> instruction: 0xf89bd150
    45d0:	stmdacs	r0, {}	; <UNPREDICTABLE>
    45d4:	addshi	pc, r7, r0
    45d8:	ldrbmi	r4, [sl], -r0, ror #22
    45dc:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    45e0:			; <UNDEFINED> instruction: 0xf812e004
    45e4:	stmdacs	r0, {r0, r8, r9, sl, fp}
    45e8:	addhi	pc, sp, r0
    45ec:	blcs	1b6c0 <_ZdlPv@@Base+0x12124>
    45f0:	blge	1389d4 <_ZdlPv@@Base+0x12f438>
    45f4:			; <UNDEFINED> instruction: 0x46594c5a
    45f8:	ldrmi	r9, [r8], -r3, lsl #6
    45fc:			; <UNDEFINED> instruction: 0xf816f001
    4600:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    4604:			; <UNDEFINED> instruction: 0x46414a57
    4608:	ldrtmi	r9, [r8], -r3, lsl #22
    460c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4610:			; <UNDEFINED> instruction: 0xf0014400
    4614:	eor	pc, fp, r1, lsl #20
    4618:			; <UNDEFINED> instruction: 0x46504953
    461c:			; <UNDEFINED> instruction: 0xf7fe4479
    4620:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4624:			; <UNDEFINED> instruction: 0xf1bbd12f
    4628:	rsbsle	r0, r3, r0, lsl #30
    462c:	mulmi	r0, fp, r8
    4630:	eorsle	r2, pc, r0, lsl #24
    4634:	ldrbmi	r4, [sp], -r9, asr #22
    4638:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    463c:			; <UNDEFINED> instruction: 0xf815e003
    4640:	stccs	15, cr4, [r0], {1}
    4644:	ldcpl	0, cr13, [r4, #-216]!	; 0xffffff28
    4648:	rscsle	r2, r8, r0, lsl #24
    464c:	mcrrmi	11, 0, sl, r4, cr4
    4650:	movwls	r4, #13913	; 0x3659
    4654:			; <UNDEFINED> instruction: 0xf0004618
    4658:			; <UNDEFINED> instruction: 0xf859ffe9
    465c:	bmi	10d4674 <_ZdlPv@@Base+0x10cb0d8>
    4660:	blls	d5f6c <_ZdlPv@@Base+0xcc9d0>
    4664:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    4668:	strmi	lr, [r0], #-2509	; 0xfffff633
    466c:			; <UNDEFINED> instruction: 0xf9d4f001
    4670:	blmi	d16f74 <_ZdlPv@@Base+0xd0d9d8>
    4674:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4678:	blls	25e6e8 <_ZdlPv@@Base+0x25514c>
    467c:	cmple	sp, sl, asr r0
    4680:	pop	{r0, r1, r3, ip, sp, pc}
    4684:	ldmdbmi	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4688:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    468c:	bl	fecc268c <_ZdlPv@@Base+0xfecb90f0>
    4690:	mvnle	r2, r0, lsl #16
    4694:	svceq	0x0000f1bb
    4698:	blmi	c78d04 <_ZdlPv@@Base+0xc6f768>
    469c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    46a0:			; <UNDEFINED> instruction: 0x46234a35
    46a4:	ldrtmi	r4, [r8], -r1, asr #12
    46a8:	strls	r4, [r1], #-1146	; 0xfffffb86
    46ac:			; <UNDEFINED> instruction: 0xf0019400
    46b0:			; <UNDEFINED> instruction: 0xe7ddf9b3
    46b4:			; <UNDEFINED> instruction: 0xf0054658
    46b8:	blmi	c445dc <_ZdlPv@@Base+0xc3b040>
    46bc:	ldrbtmi	r4, [fp], #-2352	; 0xfffff6d0
    46c0:			; <UNDEFINED> instruction: 0x46024479
    46c4:	subsvs	r4, sl, r0, asr r6
    46c8:	bl	fe5426c8 <_ZdlPv@@Base+0xfe53912c>
    46cc:	bicle	r2, pc, r0, lsl #16
    46d0:	blmi	8fe4cc <_ZdlPv@@Base+0x8f4f30>
    46d4:	bmi	ad5fe0 <_ZdlPv@@Base+0xacca44>
    46d8:			; <UNDEFINED> instruction: 0xf8594638
    46dc:	ldrbtmi	r4, [sl], #-3
    46e0:	strls	r4, [r1], #-1571	; 0xfffff9dd
    46e4:			; <UNDEFINED> instruction: 0xf0019400
    46e8:	stmdbmi	r7!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
    46ec:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    46f0:	bl	fe0426f0 <_ZdlPv@@Base+0xfe039154>
    46f4:	stmdbmi	r5!, {r3, r7, r8, ip, sp, pc}
    46f8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    46fc:	bl	1ec26fc <_ZdlPv@@Base+0x1eb9160>
    4700:			; <UNDEFINED> instruction: 0xd1b52800
    4704:	ldrbmi	lr, [r8], -ip, asr #15
    4708:			; <UNDEFINED> instruction: 0xff9ef005
    470c:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    4710:			; <UNDEFINED> instruction: 0xe7ad6098
    4714:			; <UNDEFINED> instruction: 0xf8594b12
    4718:	bmi	79472c <_ZdlPv@@Base+0x78b190>
    471c:	ldrtmi	r4, [r8], -r1, asr #12
    4720:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    4724:	strls	r9, [r0], #-1025	; 0xfffffbff
    4728:			; <UNDEFINED> instruction: 0xf976f001
    472c:			; <UNDEFINED> instruction: 0x4650491a
    4730:			; <UNDEFINED> instruction: 0xf7fe4479
    4734:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    4738:			; <UNDEFINED> instruction: 0xe799d0b2
    473c:	b	ff0c273c <_ZdlPv@@Base+0xff0b91a0>
    4740:			; <UNDEFINED> instruction: 0x0001b8b6
    4744:	andeq	r0, r0, r8, lsr #2
    4748:	ldrdeq	r7, [r0], -r0
    474c:	muleq	r1, sl, r8
    4750:	andeq	ip, r1, r2, lsl #18
    4754:	ldrdeq	r7, [r0], -r4
    4758:	strdeq	r7, [r0], -r0
    475c:	andeq	r0, r0, ip, ror #2
    4760:	andeq	r0, r0, r4, ror r1
    4764:	andeq	r7, r0, r0, lsl r6
    4768:	andeq	r7, r0, r8, ror #10
    476c:	andeq	r7, r0, r6, asr r5
    4770:			; <UNDEFINED> instruction: 0x0001b7bc
    4774:	andeq	r7, r0, sl, lsr #10
    4778:	andeq	r7, r0, ip, asr #10
    477c:	strdeq	ip, [r1], -r2
    4780:	strdeq	r7, [r0], -r4
    4784:	andeq	r7, r0, lr, ror r4
    4788:	muleq	r0, r6, r4
    478c:			; <UNDEFINED> instruction: 0x000074ba
    4790:	andeq	ip, r1, r2, lsr #15
    4794:	andeq	r7, r0, sl, ror #8
    4798:	andeq	r7, r0, r4, lsl #9
    479c:	mvnsmi	lr, #737280	; 0xb4000
    47a0:	stmvs	r6, {r0, r7, r9, sl, lr}
    47a4:	ldcle	14, cr2, [r4, #-0]
    47a8:	strcs	r6, [r1, #-2116]	; 0xfffff7bc
    47ac:	cdpne	4, 6, cr4, cr3, cr6, {1}
    47b0:			; <UNDEFINED> instruction: 0xf8133e01
    47b4:	stcne	15, cr1, [r8], #4
    47b8:	stmdblt	r9, {r1, r3, r5, r6, sl, fp, ip}
    47bc:			; <UNDEFINED> instruction: 0x46024615
    47c0:	ldrhle	r4, [r6, #35]!	; 0x23
    47c4:	msrmi	SPSR_, #111	; 0x6f
    47c8:	svclt	0x00b8429a
    47cc:	b	13c4a14 <_ZdlPv@@Base+0x13bb478>
    47d0:	svclt	0x00a80785
    47d4:	rscscc	pc, pc, pc, asr #32
    47d8:	b	10c27d8 <_ZdlPv@@Base+0x10b923c>
    47dc:	ldrdcc	pc, [r0], -r9
    47e0:	ldrtmi	r2, [lr], -r1, lsl #26
    47e4:	stcne	15, cr11, [r5, #-112]	; 0xffffff90
    47e8:			; <UNDEFINED> instruction: 0x4680183f
    47ec:	andseq	pc, r0, r9, asr #17
    47f0:	andle	r6, r9, r3
    47f4:	blmi	142910 <_ZdlPv@@Base+0x139374>
    47f8:			; <UNDEFINED> instruction: 0xf7fe4620
    47fc:	adcmi	lr, pc, #876544	; 0xd6000
    4800:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    4804:	mvnsle	r4, ip, lsl r4
    4808:			; <UNDEFINED> instruction: 0xf8482300
    480c:	pop	{r1, r2, ip, sp}
    4810:	strdcs	r8, [r8], -r8	; <UNPREDICTABLE>
    4814:			; <UNDEFINED> instruction: 0xf7fe2604
    4818:			; <UNDEFINED> instruction: 0xf8d9ea24
    481c:	strmi	r3, [r0], r0
    4820:			; <UNDEFINED> instruction: 0xf8c96003
    4824:	movwcs	r0, #16
    4828:	andcc	pc, r6, r8, asr #16
    482c:	mvnshi	lr, #12386304	; 0xbd0000
    4830:			; <UNDEFINED> instruction: 0x4604b510
    4834:			; <UNDEFINED> instruction: 0x212fb128
    4838:	bl	542838 <_ZdlPv@@Base+0x53929c>
    483c:	andcc	fp, r1, r8, lsl #2
    4840:			; <UNDEFINED> instruction: 0x4620bd10
    4844:	svclt	0x0000bd10
    4848:	blmi	7170bc <_ZdlPv@@Base+0x70db20>
    484c:	push	{r1, r3, r4, r5, r6, sl, lr}
    4850:	strdlt	r4, [lr], r0
    4854:			; <UNDEFINED> instruction: 0x46074e1a
    4858:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    485c:			; <UNDEFINED> instruction: 0xf106447e
    4860:	ldmdavs	fp, {r2, r3, sl}
    4864:			; <UNDEFINED> instruction: 0xf04f930d
    4868:			; <UNDEFINED> instruction: 0xf5060300
    486c:	stmdavs	r3!, {r3, r7, r9, sl, ip, sp, lr}
    4870:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    4874:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    4878:			; <UNDEFINED> instruction: 0x4620b91b
    487c:			; <UNDEFINED> instruction: 0xff8ef7ff
    4880:	bge	39ed14 <_ZdlPv@@Base+0x395778>
    4884:	addeq	lr, r5, #2048	; 0x800
    4888:			; <UNDEFINED> instruction: 0xf8424645
    488c:	ldrcc	r3, [r4], #-3128	; 0xfffff3c8
    4890:	strhle	r4, [ip, #36]!	; 0x24
    4894:			; <UNDEFINED> instruction: 0x4628463a
    4898:			; <UNDEFINED> instruction: 0xf0004669
    489c:	bmi	283628 <_ZdlPv@@Base+0x27a08c>
    48a0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    48a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    48a8:	subsmi	r9, sl, sp, lsl #22
    48ac:	andlt	sp, lr, r2, lsl #2
    48b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    48b4:	b	1c28b4 <_ZdlPv@@Base+0x1b9318>
    48b8:	andeq	fp, r1, r4, ror #11
    48bc:	andeq	r0, r0, r8, lsr #2
    48c0:	andeq	ip, r1, r4, asr r6
    48c4:	andeq	fp, r1, lr, lsl #11
    48c8:			; <UNDEFINED> instruction: 0x4604b538
    48cc:			; <UNDEFINED> instruction: 0xf8402500
    48d0:			; <UNDEFINED> instruction: 0xf0055b04
    48d4:			; <UNDEFINED> instruction: 0x4620fbff
    48d8:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    48dc:			; <UNDEFINED> instruction: 0x4604b510
    48e0:			; <UNDEFINED> instruction: 0xf7fe6800
    48e4:	stmdbvs	r0!, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    48e8:			; <UNDEFINED> instruction: 0xf7feb108
    48ec:	vstmdbne	r0!, {s28-s53}
    48f0:	mrrc2	0, 0, pc, sl, cr5	; <UNPREDICTABLE>
    48f4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    48f8:	cfstr32mi	mvfx11, [r6], {56}	; 0x38
    48fc:			; <UNDEFINED> instruction: 0xf104447c
    4900:	ldrbtcc	r0, [ip], #1292	; 0x50c
    4904:			; <UNDEFINED> instruction: 0xf7ff4620
    4908:	adcmi	pc, ip, #932	; 0x3a4
    490c:	ldreq	pc, [r4], #-420	; 0xfffffe5c
    4910:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
    4914:			; <UNDEFINED> instruction: 0x0001c5b4
    4918:			; <UNDEFINED> instruction: 0x460db538
    491c:	stmdavs	r0, {r2, r9, sl, lr}
    4920:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4924:			; <UNDEFINED> instruction: 0xf0054628
    4928:	eorvs	pc, r0, pc, lsl #29
    492c:	svclt	0x0000bd38
    4930:			; <UNDEFINED> instruction: 0x4604b510
    4934:	tstlt	r8, r0, lsl #16
    4938:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    493c:	tstlt	r8, r0, lsr #18
    4940:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4944:	eorvs	r2, r3, r0, lsl #6
    4948:	ldflts	f6, [r0, #-140]	; 0xffffff74
    494c:			; <UNDEFINED> instruction: 0x460fb5f8
    4950:	stmdavs	r0, {r1, r2, r9, sl, lr}
    4954:			; <UNDEFINED> instruction: 0xf7fe4615
    4958:			; <UNDEFINED> instruction: 0x4638e93e
    495c:	b	94295c <_ZdlPv@@Base+0x9393c0>
    4960:	strtmi	r4, [r8], -r4, lsl #12
    4964:	b	842964 <_ZdlPv@@Base+0x8393c8>
    4968:	andcc	r4, r1, r0, lsr #8
    496c:	b	5c296c <_ZdlPv@@Base+0x5b93d0>
    4970:	eorsvs	r4, r0, r9, lsr r6
    4974:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4978:	pop	{r0, r3, r5, r9, sl, lr}
    497c:			; <UNDEFINED> instruction: 0xf7fe40f8
    4980:	svclt	0x0000b993
    4984:	ldrbmi	r6, [r0, -r0, lsl #16]!
    4988:			; <UNDEFINED> instruction: 0xf0053004
    498c:	svclt	0x0000bdb7
    4990:	cfstr32ne	mvfx11, [r6, #-448]	; 0xfffffe40
    4994:	ldrmi	r4, [r5], -r4, lsl #12
    4998:			; <UNDEFINED> instruction: 0xf0054630
    499c:	tstlt	sp, fp, ror ip	; <UNPREDICTABLE>
    49a0:	ldrtmi	r4, [r0], -r9, lsr #12
    49a4:	ldc2l	0, cr15, [r6], #-20	; 0xffffffec
    49a8:	andcc	lr, r2, #212, 18	; 0x350000
    49ac:	ble	155400 <_ZdlPv@@Base+0x14be64>
    49b0:	mrrcne	8, 6, r6, r8, cr2
    49b4:	adcvs	r2, r0, r0, lsl #2
    49b8:	cfldrdlt	mvd5, [r0, #-836]!	; 0xfffffcbc
    49bc:			; <UNDEFINED> instruction: 0xf0054630
    49c0:	stmiavs	r3!, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    49c4:	svclt	0x0000e7f4
    49c8:	blmi	757240 <_ZdlPv@@Base+0x74dca4>
    49cc:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    49d0:	strmi	fp, [r4], -r5, lsl #1
    49d4:			; <UNDEFINED> instruction: 0x466d58d3
    49d8:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    49dc:			; <UNDEFINED> instruction: 0xf04f9303
    49e0:			; <UNDEFINED> instruction: 0xf0050300
    49e4:	ldmib	sp, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    49e8:	addsmi	r3, r3, #268435456	; 0x10000000
    49ec:	bls	3b25c <_ZdlPv@@Base+0x31cc0>
    49f0:	cfldrdne	mvd3, [r9], {4}
    49f4:	mrsls	r2, (UNDEF: 1)
    49f8:	ldrbpl	r4, [r0], #1569	; 0x621
    49fc:			; <UNDEFINED> instruction: 0xf0054628
    4a00:	strtmi	pc, [r9], -pc, ror #24
    4a04:			; <UNDEFINED> instruction: 0xf0054620
    4a08:			; <UNDEFINED> instruction: 0x4628fbd7
    4a0c:	blx	ff340a2a <_ZdlPv@@Base+0xff33748e>
    4a10:	blmi	2d7248 <_ZdlPv@@Base+0x2cdcac>
    4a14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a18:	blls	dea88 <_ZdlPv@@Base+0xd54ec>
    4a1c:	qaddle	r4, sl, r6
    4a20:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4a24:			; <UNDEFINED> instruction: 0xf0054628
    4a28:	blls	83ac4 <_ZdlPv@@Base+0x7a528>
    4a2c:			; <UNDEFINED> instruction: 0xf7fee7df
    4a30:	strtmi	lr, [r8], -sl, asr #18
    4a34:	blx	fee40a52 <_ZdlPv@@Base+0xfee374b6>
    4a38:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a3c:	andeq	fp, r1, r2, ror #8
    4a40:	andeq	r0, r0, r8, lsr #2
    4a44:	andeq	fp, r1, ip, lsl r4
    4a48:	ldrbmi	lr, [r0, sp, lsr #18]!
    4a4c:	movwmi	lr, #2513	; 0x9d1
    4a50:	stmdbeq	r3, {r2, r8, r9, fp, sp, lr, pc}
    4a54:	stmdble	r8!, {r0, r5, r7, r8, sl, lr}
    4a58:	strmi	r4, [r0], pc, lsl #12
    4a5c:			; <UNDEFINED> instruction: 0xf04f4625
    4a60:	strtmi	r0, [r8], -r0, lsl #20
    4a64:			; <UNDEFINED> instruction: 0xf7fe4656
    4a68:			; <UNDEFINED> instruction: 0xf10ae9a0
    4a6c:	andcc	r0, r1, r1, lsl #20
    4a70:	strmi	r4, [r9, #1029]!	; 0x405
    4a74:	mcrcs	8, 0, sp, cr0, cr5, {7}
    4a78:	strcs	sp, [r0, #-3345]	; 0xfffff2ef
    4a7c:	strcc	r4, [r1, #-1568]	; 0xfffff9e0
    4a80:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a84:			; <UNDEFINED> instruction: 0xf10042b5
    4a88:	strmi	r0, [r4], #-1
    4a8c:			; <UNDEFINED> instruction: 0x4621d1f6
    4a90:			; <UNDEFINED> instruction: 0xf7ff4640
    4a94:	mcrcc	15, 0, pc, cr1, cr9, {4}	; <UNPREDICTABLE>
    4a98:	mcrcs	8, 0, r6, cr0, cr12, {1}
    4a9c:	strtmi	sp, [r1], -sp, ror #25
    4aa0:			; <UNDEFINED> instruction: 0xf7ff4640
    4aa4:	mcrcs	15, 0, pc, cr0, cr1, {4}	; <UNPREDICTABLE>
    4aa8:	pop	{r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4aac:	svclt	0x000087f0
    4ab0:	tstlt	r3, r3, lsl #18
    4ab4:			; <UNDEFINED> instruction: 0xe6714770
    4ab8:			; <UNDEFINED> instruction: 0x460cb5f8
    4abc:	andcc	lr, r1, #3424256	; 0x344000
    4ac0:	addsmi	r4, r3, #5242880	; 0x500000
    4ac4:	addshi	pc, r4, r0, lsl #5
    4ac8:	mrrcne	8, 2, r6, r9, cr2
    4acc:			; <UNDEFINED> instruction: 0x21206061
    4ad0:	stmdavc	fp!, {r0, r4, r6, r7, sl, ip, lr}
    4ad4:	suble	r2, r8, r0, lsl #22
    4ad8:	strtmi	r2, [sl], -r0, lsl #2
    4adc:	blcc	256304 <_ZdlPv@@Base+0x24cd68>
    4ae0:	ldmdale	ip!, {r0, r1, r4, r5, r6, r8, r9, fp, sp}
    4ae4:			; <UNDEFINED> instruction: 0xf003e8df
    4ae8:	blcc	ede488 <_ZdlPv@@Base+0xed4eec>
    4aec:	blcc	ed37e0 <_ZdlPv@@Base+0xeca244>
    4af0:	blcc	ed37e4 <_ZdlPv@@Base+0xeca248>
    4af4:	blcc	ed37e8 <_ZdlPv@@Base+0xeca24c>
    4af8:	blcc	ed37ec <_ZdlPv@@Base+0xeca250>
    4afc:			; <UNDEFINED> instruction: 0x663b3b3b
    4b00:			; <UNDEFINED> instruction: 0x663b663b
    4b04:			; <UNDEFINED> instruction: 0x663a663b
    4b08:	blcc	ede4a8 <_ZdlPv@@Base+0xed4f0c>
    4b0c:	blcc	ed3800 <_ZdlPv@@Base+0xeca264>
    4b10:	blcc	ed3804 <_ZdlPv@@Base+0xeca268>
    4b14:	blcc	ed3808 <_ZdlPv@@Base+0xeca26c>
    4b18:			; <UNDEFINED> instruction: 0x66663b3b
    4b1c:	blcc	199e410 <_ZdlPv@@Base+0x1994e74>
    4b20:	blcc	ed3814 <_ZdlPv@@Base+0xeca278>
    4b24:	blcc	ed3818 <_ZdlPv@@Base+0xeca27c>
    4b28:	blcc	ed381c <_ZdlPv@@Base+0xeca280>
    4b2c:	blcc	ed3820 <_ZdlPv@@Base+0xeca284>
    4b30:	blcc	ed3824 <_ZdlPv@@Base+0xeca288>
    4b34:	blcc	ed3828 <_ZdlPv@@Base+0xeca28c>
    4b38:			; <UNDEFINED> instruction: 0x663b3b3b
    4b3c:	blcc	ede430 <_ZdlPv@@Base+0xed4e94>
    4b40:	blcc	ed3834 <_ZdlPv@@Base+0xeca298>
    4b44:	blcc	ed3838 <_ZdlPv@@Base+0xeca29c>
    4b48:	blcc	ed383c <_ZdlPv@@Base+0xeca2a0>
    4b4c:	blcc	ed3840 <_ZdlPv@@Base+0xeca2a4>
    4b50:	blcc	ed3844 <_ZdlPv@@Base+0xeca2a8>
    4b54:	blcc	ed3848 <_ZdlPv@@Base+0xeca2ac>
    4b58:			; <UNDEFINED> instruction: 0x663b3b3b
    4b5c:			; <UNDEFINED> instruction: 0xf8122101
    4b60:	blcs	1476c <_ZdlPv@@Base+0xb1d0>
    4b64:	stmdbcs	r0, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
    4b68:	ldmib	r4, {r0, r1, r2, r6, ip, lr, pc}^
    4b6c:	addsmi	r3, r3, #268435456	; 0x10000000
    4b70:	stmdavs	r2!, {r5, r6, r9, fp, ip, lr, pc}
    4b74:	rsbvs	r1, r1, r9, asr ip
    4b78:	ldrbpl	r2, [r1], #290	; 0x122
    4b7c:	cmnlt	sl, #2752512	; 0x2a0000
    4b80:	and	r2, r6, ip, asr r7
    4b84:	mrrcne	8, 2, r6, r9, cr2
    4b88:	ldrbpl	r6, [r6], #97	; 0x61
    4b8c:	svccs	0x0001f815
    4b90:	bcs	1731820 <_ZdlPv@@Base+0x1728284>
    4b94:	ldrdcc	lr, [r1, -r4]
    4b98:	eoreq	pc, r2, r2, lsr #3
    4b9c:			; <UNDEFINED> instruction: 0xf010d010
    4ba0:	strdle	r0, [sp], -sp
    4ba4:	stmdavc	lr!, {r0, r1, r3, r7, r9, lr}
    4ba8:	strtmi	sp, [r0], -ip, ror #23
    4bac:	blx	18c0bca <_ZdlPv@@Base+0x18b762e>
    4bb0:	strb	r6, [r7, r3, ror #16]!
    4bb4:	svccc	0x0001f812
    4bb8:	blcs	cbc4 <_ZdlPv@@Base+0x3628>
    4bbc:	ldrb	sp, [r2, pc, lsl #3]
    4bc0:	ble	1955f4 <_ZdlPv@@Base+0x18c058>
    4bc4:	mrrcne	8, 2, r6, r9, cr2
    4bc8:	ldrbpl	r6, [r7], #97	; 0x61
    4bcc:	ldrdcc	lr, [r1, -r4]
    4bd0:	strtmi	lr, [r0], -r8, ror #15
    4bd4:	blx	13c0bf2 <_ZdlPv@@Base+0x13b7656>
    4bd8:	ldrb	r6, [r3, r3, ror #16]!
    4bdc:	andcc	lr, r1, #212, 18	; 0x350000
    4be0:	ble	895634 <_ZdlPv@@Base+0x88c098>
    4be4:	mrrcne	8, 2, r6, r8, cr2
    4be8:	rsbvs	r2, r0, r2, lsr #2
    4bec:	cfldrdlt	mvd5, [r8, #836]!	; 0x344
    4bf0:			; <UNDEFINED> instruction: 0xf0054608
    4bf4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    4bf8:	movwlt	lr, #1894	; 0x766
    4bfc:	andcc	lr, r1, #212, 18	; 0x350000
    4c00:	ble	9d5654 <_ZdlPv@@Base+0x9cc0b8>
    4c04:	mrrcne	8, 2, r6, r8, cr2
    4c08:	rsbvs	r4, r0, r9, lsr #12
    4c0c:	strtmi	r2, [r0], -r7, lsr #10
    4c10:			; <UNDEFINED> instruction: 0xf00554d5
    4c14:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    4c18:	addsmi	r3, r3, #268435456	; 0x10000000
    4c1c:	stmdavs	r2!, {r0, r2, r4, r9, fp, ip, lr, pc}
    4c20:			; <UNDEFINED> instruction: 0x21271c58
    4c24:	ldrbpl	r6, [r1], #96	; 0x60
    4c28:			; <UNDEFINED> instruction: 0x4620bdf8
    4c2c:	blx	8c0c4a <_ZdlPv@@Base+0x8b76ae>
    4c30:	ldrb	r6, [r7, r3, ror #16]
    4c34:			; <UNDEFINED> instruction: 0xf0054620
    4c38:	stmdavs	r3!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    4c3c:			; <UNDEFINED> instruction: 0x4629e799
    4c40:	pop	{r5, r9, sl, lr}
    4c44:			; <UNDEFINED> instruction: 0xf00540f8
    4c48:	strtmi	fp, [r0], -r5, lsr #22
    4c4c:	blx	4c0c6a <_ZdlPv@@Base+0x4b76ce>
    4c50:	strb	r6, [r4, r3, ror #16]!
    4c54:			; <UNDEFINED> instruction: 0xf0054620
    4c58:	stmdavs	r3!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}^
    4c5c:	svclt	0x0000e7d2
    4c60:	mvnsmi	lr, #737280	; 0xb4000
    4c64:	bmi	e564c8 <_ZdlPv@@Base+0xe4cf2c>
    4c68:	blmi	e70e84 <_ZdlPv@@Base+0xe678e8>
    4c6c:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    4c70:	strmi	r6, [r8], r4, lsl #18
    4c74:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c78:			; <UNDEFINED> instruction: 0xf04f9303
    4c7c:	ldmdblt	r4, {r8, r9}
    4c80:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    4c84:			; <UNDEFINED> instruction: 0xf8d46934
    4c88:			; <UNDEFINED> instruction: 0xf1b99000
    4c8c:	andle	r0, r6, r0, lsl #30
    4c90:			; <UNDEFINED> instruction: 0x46484930
    4c94:			; <UNDEFINED> instruction: 0xf7fe4479
    4c98:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    4c9c:			; <UNDEFINED> instruction: 0x4639d039
    4ca0:	strbmi	r4, [r8], -sp, ror #12
    4ca4:			; <UNDEFINED> instruction: 0xf7fe2404
    4ca8:	strtmi	lr, [r8], -r6, ror #17
    4cac:	blx	4c0cc8 <_ZdlPv@@Base+0x4b772c>
    4cb0:	ldmdavs	fp, {r0, r1, r4, r5, r8, fp, sp, lr}^
    4cb4:	strtmi	fp, [r8], -r3, lsl #3
    4cb8:	stc2	0, cr15, [r0], #-20	; 0xffffffec
    4cbc:			; <UNDEFINED> instruction: 0x46296933
    4cc0:			; <UNDEFINED> instruction: 0xf7ff5918
    4cc4:			; <UNDEFINED> instruction: 0x4639fef9
    4cc8:			; <UNDEFINED> instruction: 0xf0054628
    4ccc:	ldmdbvs	r3!, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
    4cd0:	ldmdbpl	fp, {r2, sl, ip, sp}
    4cd4:	mvnle	r2, r0, lsl #22
    4cd8:			; <UNDEFINED> instruction: 0xf0054628
    4cdc:			; <UNDEFINED> instruction: 0xf1b8fa65
    4ce0:	andle	r0, lr, r0, lsl #30
    4ce4:	andcs	r4, sl, r9, lsr r6
    4ce8:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cec:	blmi	61755c <_ZdlPv@@Base+0x60dfc0>
    4cf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4cf4:	blls	ded64 <_ZdlPv@@Base+0xd57c8>
    4cf8:	qsuble	r4, sl, r0
    4cfc:	pop	{r0, r2, ip, sp, pc}
    4d00:	ldmdami	r6, {r4, r5, r6, r7, r8, r9, pc}
    4d04:	andcs	r4, r3, #61865984	; 0x3b00000
    4d08:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4d0c:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d10:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4d14:	sbcle	r2, r2, r0, lsl #22
    4d18:	bcs	b62d88 <_ZdlPv@@Base+0xb597ec>
    4d1c:	ldmdavc	sl, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    4d20:			; <UNDEFINED> instruction: 0xd1bc2a63
    4d24:	blcs	22f98 <_ZdlPv@@Base+0x199fc>
    4d28:	stmiavs	r0!, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
    4d2c:	adcsle	r2, r6, r0, lsl #16
    4d30:	blcs	1f0c4 <_ZdlPv@@Base+0x15b28>
    4d34:			; <UNDEFINED> instruction: 0x4639d1b3
    4d38:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d3c:			; <UNDEFINED> instruction: 0xf7fde7cf
    4d40:	strtmi	lr, [r8], -r2, asr #31
    4d44:	blx	c40d60 <_ZdlPv@@Base+0xc377c4>
    4d48:	svc	0x00c2f7fd
    4d4c:	andeq	fp, r1, r2, asr #3
    4d50:	andeq	r0, r0, r8, lsr #2
    4d54:	andeq	r6, r0, r0, asr #31
    4d58:	andeq	fp, r1, r0, asr #2
    4d5c:	andeq	r6, r0, r2, asr pc
    4d60:	mvnsmi	lr, sp, lsr #18
    4d64:	ldcmi	6, cr2, [r0], {12}
    4d68:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    4d6c:			; <UNDEFINED> instruction: 0x46234434
    4d70:	ldrsbtcs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    4d74:	ldmdblt	sl, {r2, r4, r8, r9, fp, ip, sp}
    4d78:	rscsle	r3, r9, #1, 28
    4d7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4d80:	stmdaeq	r1, {r1, r2, r8, ip, sp, lr, pc}
    4d84:	blne	fea4e18c <_ZdlPv@@Base+0xfea44bf0>
    4d88:	blx	fec5ee1c <_ZdlPv@@Base+0xfec55880>
    4d8c:	strtmi	pc, [r0], -r1, lsl #3
    4d90:	ldrcc	r3, [r4], #-1281	; 0xfffffaff
    4d94:	ldrtmi	r0, [sl], -r9, asr #18
    4d98:			; <UNDEFINED> instruction: 0xf7ffb10b
    4d9c:	strbmi	pc, [r5, #-3937]	; 0xfffff09f	; <UNPREDICTABLE>
    4da0:	pop	{r0, r4, r5, r6, r7, r8, ip, lr, pc}
    4da4:	svclt	0x000081f0
    4da8:	andeq	ip, r1, r6, asr #2
    4dac:	tstlt	fp, r3, lsl #18
    4db0:			; <UNDEFINED> instruction: 0x47704618
    4db4:			; <UNDEFINED> instruction: 0x4604b510
    4db8:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    4dbc:	ldrmi	r6, [r8], -r3, lsr #18
    4dc0:	svclt	0x0000bd10
    4dc4:	blmi	1575dc <_ZdlPv@@Base+0x14e040>
    4dc8:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    4dcc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    4dd0:			; <UNDEFINED> instruction: 0xf005681a
    4dd4:	svclt	0x0000bcb5
    4dd8:	andeq	fp, r1, r8, rrx
    4ddc:	andeq	r0, r0, ip, asr #2
    4de0:	muleq	r0, r2, lr
    4de4:	blmi	317618 <_ZdlPv@@Base+0x30e07c>
    4de8:	ldrbtmi	r4, [sl], #-2060	; 0xfffff7f4
    4dec:	ldmpl	r4, {r4, r8, sl, ip, sp, pc}^
    4df0:	stmdbmi	fp, {r4, fp, ip, lr}
    4df4:	ldrbtmi	r6, [r9], #-2050	; 0xfffff7fe
    4df8:			; <UNDEFINED> instruction: 0xf0056820
    4dfc:	stmdami	r9, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
    4e00:	vadd.i8	d22, d0, d19
    4e04:	ldrbtmi	r5, [r8], #-573	; 0xfffffdc3
    4e08:			; <UNDEFINED> instruction: 0xf7fd2101
    4e0c:	andcs	lr, r0, lr, lsr #31
    4e10:	mrc	7, 7, APSR_nzcv, cr8, cr13, {7}
    4e14:	andeq	fp, r1, r6, asr #32
    4e18:	muleq	r0, ip, r1
    4e1c:	andeq	r0, r0, ip, asr #2
    4e20:	andeq	r6, r0, sl, ror #28
    4e24:	andeq	r6, r0, lr, lsl pc
    4e28:			; <UNDEFINED> instruction: 0x4604b538
    4e2c:	bmi	257a54 <_ZdlPv@@Base+0x24e4b8>
    4e30:	stmdbmi	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    4e34:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    4e38:			; <UNDEFINED> instruction: 0xf005682a
    4e3c:	stmdbmi	r7, {r0, r7, sl, fp, ip, sp, lr, pc}
    4e40:	strtmi	r6, [r0], -sl, lsr #16
    4e44:	pop	{r0, r3, r4, r5, r6, sl, lr}
    4e48:			; <UNDEFINED> instruction: 0xf0054038
    4e4c:	svclt	0x0000bc79
    4e50:	andeq	fp, r1, r0
    4e54:	andeq	r0, r0, ip, asr #2
    4e58:	andeq	r6, r0, sl, lsr #28
    4e5c:	andeq	r7, r0, r0, lsr #8
    4e60:			; <UNDEFINED> instruction: 0x4617b5f0
    4e64:			; <UNDEFINED> instruction: 0x461e4a16
    4e68:	addslt	r4, r1, r6, lsl fp
    4e6c:	cfstrsge	mvf4, [r2], {122}	; 0x7a
    4e70:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    4e74:	ldmdavs	fp, {r5, r9, sl, lr}
    4e78:			; <UNDEFINED> instruction: 0xf04f930f
    4e7c:			; <UNDEFINED> instruction: 0xf0000300
    4e80:	bge	1c3ddc <_ZdlPv@@Base+0x1ba840>
    4e84:	andls	r4, r1, #59768832	; 0x3900000
    4e88:			; <UNDEFINED> instruction: 0xf0004610
    4e8c:	blge	2c3dd0 <_ZdlPv@@Base+0x2ba834>
    4e90:	movwls	r4, #1585	; 0x631
    4e94:			; <UNDEFINED> instruction: 0xf0004618
    4e98:	ldmib	sp, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    4e9c:	strtmi	r3, [r1], -r0, lsl #4
    4ea0:			; <UNDEFINED> instruction: 0xf0004628
    4ea4:	bmi	2443b0 <_ZdlPv@@Base+0x23ae14>
    4ea8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4eac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4eb0:	subsmi	r9, sl, pc, lsl #22
    4eb4:	andslt	sp, r1, r1, lsl #2
    4eb8:			; <UNDEFINED> instruction: 0xf7fdbdf0
    4ebc:	svclt	0x0000ef04
    4ec0:	andeq	sl, r1, r4, asr #31
    4ec4:	andeq	r0, r0, r8, lsr #2
    4ec8:	andeq	sl, r1, r6, lsl #31
    4ecc:			; <UNDEFINED> instruction: 0x4617b5f0
    4ed0:			; <UNDEFINED> instruction: 0x461e4a16
    4ed4:	addslt	r4, r1, r6, lsl fp
    4ed8:	cfstrsge	mvf4, [r2], {122}	; 0x7a
    4edc:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    4ee0:	ldmdavs	fp, {r5, r9, sl, lr}
    4ee4:			; <UNDEFINED> instruction: 0xf04f930f
    4ee8:			; <UNDEFINED> instruction: 0xf0000300
    4eec:	bge	1c3d70 <_ZdlPv@@Base+0x1ba7d4>
    4ef0:	andls	r4, r1, #59768832	; 0x3900000
    4ef4:			; <UNDEFINED> instruction: 0xf0004610
    4ef8:	blge	2c3d64 <_ZdlPv@@Base+0x2ba7c8>
    4efc:	movwls	r4, #1585	; 0x631
    4f00:			; <UNDEFINED> instruction: 0xf0004618
    4f04:	ldmib	sp, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    4f08:	strtmi	r3, [r1], -r0, lsl #4
    4f0c:			; <UNDEFINED> instruction: 0xf0004628
    4f10:	bmi	244484 <_ZdlPv@@Base+0x23aee8>
    4f14:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4f18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f1c:	subsmi	r9, sl, pc, lsl #22
    4f20:	andslt	sp, r1, r1, lsl #2
    4f24:			; <UNDEFINED> instruction: 0xf7fdbdf0
    4f28:	svclt	0x0000eece
    4f2c:	andeq	sl, r1, r8, asr pc
    4f30:	andeq	r0, r0, r8, lsr #2
    4f34:	andeq	sl, r1, sl, lsl pc
    4f38:	addlt	fp, r3, r0, lsl #10
    4f3c:			; <UNDEFINED> instruction: 0xf7fd9001
    4f40:	stmdavs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4f44:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4f48:	movwcs	r9, #2305	; 0x901
    4f4c:	stmdami	r3, {r1, r9, sl, lr}
    4f50:	andlt	r4, r3, r8, ror r4
    4f54:	bl	1430d0 <_ZdlPv@@Base+0x139b34>
    4f58:	svclt	0x00b8f7ff
    4f5c:	andeq	r7, r0, r4, lsl #15
    4f60:	svcmi	0x00f0e92d
    4f64:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    4f68:	blhi	140424 <_ZdlPv@@Base+0x136e88>
    4f6c:			; <UNDEFINED> instruction: 0xb09d4bbb
    4f70:	ldmibmi	fp!, {r2, r8, ip, pc}
    4f74:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    4f78:	tstls	fp, #1769472	; 0x1b0000
    4f7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f80:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    4f84:	vcgt.u8	d25, d0, d5
    4f88:	blge	2e538c <_ZdlPv@@Base+0x2dbdf0>
    4f8c:	blx	feca9ba0 <_ZdlPv@@Base+0xfeca0604>
    4f90:			; <UNDEFINED> instruction: 0xf109f882
    4f94:			; <UNDEFINED> instruction: 0x461e3aff
    4f98:	b	13d7e6c <_ZdlPv@@Base+0x13ce8d0>
    4f9c:	smlsdcs	r0, r8, r8, r1
    4fa0:			; <UNDEFINED> instruction: 0x463c447b
    4fa4:	svclt	0x000c45a2
    4fa8:			; <UNDEFINED> instruction: 0xf0082500
    4fac:	cfsh32	mvfx0, mvfx9, #1
    4fb0:	blmi	feb937f8 <_ZdlPv@@Base+0xfeb8a25c>
    4fb4:	mcr	4, 0, r4, cr8, cr11, {3}
    4fb8:	blmi	feb53800 <_ZdlPv@@Base+0xfeb4a264>
    4fbc:	mcr	4, 0, r4, cr8, cr11, {3}
    4fc0:	stmiblt	sp!, {r4, r7, r9, fp, ip, sp}
    4fc4:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4fc8:	bleq	41690 <_ZdlPv@@Base+0x380f4>
    4fcc:			; <UNDEFINED> instruction: 0xf000db1e
    4fd0:	bllt	3e534c <_ZdlPv@@Base+0x3dbdb0>
    4fd4:			; <UNDEFINED> instruction: 0x1c65bb5d
    4fd8:	svclt	0x0004f846
    4fdc:	eorsle	r4, r1, r9, lsr #11
    4fe0:	strmi	r4, [r2, #1580]!	; 0x62c
    4fe4:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    4fe8:	streq	pc, [r1, #-8]
    4fec:	rscle	r2, r9, r0, lsl #26
    4ff0:			; <UNDEFINED> instruction: 0xf7fda80a
    4ff4:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4ff8:	vnmla.f32	s26, s19, s9
    4ffc:			; <UNDEFINED> instruction: 0xf0060a10
    5000:			; <UNDEFINED> instruction: 0xf7fdfda3
    5004:			; <UNDEFINED> instruction: 0xf1b0ee6c
    5008:	ble	ff807c10 <_ZdlPv@@Base+0xff7fe674>
    500c:	beq	440874 <_ZdlPv@@Base+0x4372d8>
    5010:			; <UNDEFINED> instruction: 0xff92f7ff
    5014:	sbcsle	r2, sp, r0, lsl #30
    5018:			; <UNDEFINED> instruction: 0xf7fd4638
    501c:	stmdacs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    5020:			; <UNDEFINED> instruction: 0xee18dad8
    5024:			; <UNDEFINED> instruction: 0xf7ff0a90
    5028:	stccs	15, cr15, [r0, #-540]	; 0xfffffde4
    502c:	stmdals	fp, {r0, r1, r4, r6, r7, ip, lr, pc}
    5030:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5034:	blle	138f03c <_ZdlPv@@Base+0x1385aa0>
    5038:	svcls	0x000a1c65
    503c:			; <UNDEFINED> instruction: 0xf84645a9
    5040:	bicle	fp, sp, r4, lsl #30
    5044:	eorhi	pc, ip, #14614528	; 0xdf0000
    5048:	blls	f0874 <_ZdlPv@@Base+0xe72d8>
    504c:			; <UNDEFINED> instruction: 0xf8df2700
    5050:	ldrbtmi	fp, [r8], #552	; 0x228
    5054:	orreq	lr, r5, #3072	; 0xc00
    5058:	ldrbtmi	r9, [fp], #774	; 0x306
    505c:	strbmi	r4, [r1], r7, lsl #23
    5060:	ldrbtmi	r4, [fp], #-1712	; 0xfffff950
    5064:	strbmi	r9, [r0], -r5, lsl #6
    5068:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    506c:	blle	dcc88c <_ZdlPv@@Base+0xdc32f0>
    5070:	movwcs	r9, #2563	; 0xa03
    5074:	addsmi	lr, ip, #4
    5078:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    507c:			; <UNDEFINED> instruction: 0x460bd0f3
    5080:	svcne	0x0004f852
    5084:	ldrhle	r4, [r6, #33]!	; 0x21
    5088:	bge	72b0b4 <_ZdlPv@@Base+0x721b18>
    508c:	addeq	lr, r3, #2048	; 0x800
    5090:	mvnscc	pc, pc, asr #32
    5094:	ldcleq	0, cr15, [pc], #-0	; 509c <__printf_chk@plt+0x21bc>
    5098:			; <UNDEFINED> instruction: 0xf8423d01
    509c:			; <UNDEFINED> instruction: 0xf10c1c40
    50a0:	vhsub.u8	d16, d2, d1
    50a4:	bcs	59c4 <__printf_chk@plt+0x2ae4>
    50a8:			; <UNDEFINED> instruction: 0xf1bcdd1e
    50ac:			; <UNDEFINED> instruction: 0xd12c0f0d
    50b0:			; <UNDEFINED> instruction: 0xd056459a
    50b4:	bicsle	r2, r6, r0, lsl #26
    50b8:	blmi	1a17a84 <_ZdlPv@@Base+0x1a0e4e8>
    50bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50c0:	blls	6df130 <_ZdlPv@@Base+0x6d5b94>
    50c4:			; <UNDEFINED> instruction: 0xf040405a
    50c8:			; <UNDEFINED> instruction: 0x46388095
    50cc:	ldc	0, cr11, [sp], #116	; 0x74
    50d0:	pop	{r2, r8, r9, fp, pc}
    50d4:	stmdami	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    50d8:			; <UNDEFINED> instruction: 0xf7ff4478
    50dc:	str	pc, [fp, sp, lsr #30]!
    50e0:			; <UNDEFINED> instruction: 0xf7ff4648
    50e4:	strb	pc, [r3, r9, lsr #30]	; <UNPREDICTABLE>
    50e8:	svceq	0x0000f1bc
    50ec:	vaddw.u8	<illegal reg q14.5>, q0, d30
    50f0:	ldmcs	pc!, {r0, r1, r2, sp}^	; <UNPREDICTABLE>
    50f4:			; <UNDEFINED> instruction: 0xf047bf08
    50f8:	sbcsle	r0, fp, r4, lsl #14
    50fc:	sbcsle	r2, r9, r0, lsl #16
    5100:	streq	pc, [r1, -r7, asr #32]
    5104:			; <UNDEFINED> instruction: 0xd1ae2d00
    5108:	bls	13f068 <_ZdlPv@@Base+0x135acc>
    510c:	ldmdami	lr, {r0, r8, sp}^
    5110:	eorvs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5114:			; <UNDEFINED> instruction: 0x465b4478
    5118:	ldmdavs	r6!, {r0, r2, r4, r9, sp}
    511c:	andgt	pc, r0, sp, asr #17
    5120:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    5124:	ldreq	r9, [fp], -r9, lsl #22
    5128:	blmi	163a164 <_ZdlPv@@Base+0x1630bc8>
    512c:	bmi	1616320 <_ZdlPv@@Base+0x160cd84>
    5130:	ldmdami	r8, {r0, r4, r5, r9, sl, lr}^
    5134:	streq	pc, [r2, -r7, asr #32]
    5138:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    513c:	mrc2	7, 4, pc, cr0, cr15, {7}
    5140:	orrsle	r2, r0, r0, lsl #26
    5144:	blmi	153f02c <_ZdlPv@@Base+0x1535a90>
    5148:			; <UNDEFINED> instruction: 0xe7f0447b
    514c:	ldc2	0, cr15, [r0, #12]
    5150:	ldrmi	r2, [sl], -r0, lsl #6
    5154:	stmdals	r5, {r0, r9, sl, lr}
    5158:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    515c:	orrle	r2, r2, r0, lsl #26
    5160:	strls	lr, [r7, -sl, lsr #15]
    5164:	cfmadd32ls	mvax1, mvfx4, mvfx3, mvfx7
    5168:			; <UNDEFINED> instruction: 0xf8569c06
    516c:	stmdacs	r0, {r2, r8, r9, sl, fp}
    5170:	tstcs	sp, r2, lsl #26
    5174:	stc	7, cr15, [ip, #1012]	; 0x3f4
    5178:	ldrhle	r4, [r6, #36]!	; 0x24
    517c:	svcls	0x0007463c
    5180:			; <UNDEFINED> instruction: 0xf47f2d00
    5184:			; <UNDEFINED> instruction: 0xe797af70
    5188:	ldr	r2, [r5, r0, lsl #14]
    518c:	bllt	fe773990 <_ZdlPv@@Base+0xfe76a3f4>
    5190:			; <UNDEFINED> instruction: 0xf8559d04
    5194:	stmdavs	r8, {r2, r5, ip}
    5198:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    519c:	eorcc	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    51a0:	tstls	r3, r9, lsl r8
    51a4:	mcr	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    51a8:			; <UNDEFINED> instruction: 0xf7fd6800
    51ac:	stmdbls	r3, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    51b0:	strmi	r2, [r2], -r0, lsl #6
    51b4:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    51b8:	mrc2	7, 2, pc, cr2, cr15, {7}
    51bc:	blmi	e2b9d8 <_ZdlPv@@Base+0xe2243c>
    51c0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    51c4:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    51c8:			; <UNDEFINED> instruction: 0xf7fd20ff
    51cc:			; <UNDEFINED> instruction: 0xf7fdee0e
    51d0:	stmdacs	r0, {r6, r8, sl, fp, sp, lr, pc}
    51d4:	ldrtmi	sp, [r8], -lr, lsr #22
    51d8:	mrc	7, 2, APSR_nzcv, cr14, cr13, {7}
    51dc:	blle	90f1e4 <_ZdlPv@@Base+0x905c48>
    51e0:			; <UNDEFINED> instruction: 0xf7fd4638
    51e4:	stmdacs	r0, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    51e8:	stmdami	lr!, {r0, r4, r6, r7, r9, fp, ip, lr, pc}
    51ec:			; <UNDEFINED> instruction: 0xf7ff4478
    51f0:	strb	pc, [ip, r3, lsr #29]	; <UNPREDICTABLE>
    51f4:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    51f8:			; <UNDEFINED> instruction: 0xf7fd2001
    51fc:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    5200:	stmdals	fp, {r0, r1, r2, r5, r8, r9, fp, ip, lr, pc}
    5204:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5208:	blle	74f210 <_ZdlPv@@Base+0x745c74>
    520c:			; <UNDEFINED> instruction: 0xf7fd980b
    5210:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    5214:	stmdals	sl, {r0, r1, r4, r8, r9, fp, ip, lr, pc}
    5218:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    521c:	adcsle	r2, r7, r0, lsl #16
    5220:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    5224:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    5228:	stmdami	r0!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    522c:			; <UNDEFINED> instruction: 0xf7ff4478
    5230:	ldrb	pc, [r5, r3, lsl #29]	; <UNPREDICTABLE>
    5234:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    5238:	mrc2	7, 3, pc, cr14, cr15, {7}
    523c:	ldmdami	sp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    5240:			; <UNDEFINED> instruction: 0xf7ff4478
    5244:			; <UNDEFINED> instruction: 0xe7e6fe79
    5248:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    524c:	mrc2	7, 3, pc, cr4, cr15, {7}
    5250:	ldmdami	sl, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5254:			; <UNDEFINED> instruction: 0xf7ff4478
    5258:	ldrb	pc, [r2, pc, ror #28]	; <UNPREDICTABLE>
    525c:	andeq	r0, r0, r8, lsr #2
    5260:			; <UNDEFINED> instruction: 0x0001aebc
    5264:	andeq	sl, r1, lr, lsr #29
    5268:	andeq	r7, r0, ip, asr #14
    526c:	andeq	r7, r0, r0, asr #14
    5270:	andeq	r7, r0, r0, asr #14
    5274:	andeq	r7, r0, lr, asr #13
    5278:	andeq	r7, r0, lr, asr #13
    527c:	ldrdeq	r7, [r0], -lr
    5280:	andeq	sl, r1, r4, ror sp
    5284:	andeq	r7, r0, r4, lsr #12
    5288:			; <UNDEFINED> instruction: 0x0001deb4
    528c:	andeq	r7, r0, ip, asr r6
    5290:	muleq	r1, r0, lr
    5294:	strdeq	r7, [r0], -sl
    5298:	muleq	r0, r4, r5
    529c:	andeq	r7, r0, r2, asr r5
    52a0:	andeq	r0, r0, r8, ror #2
    52a4:	andeq	r7, r0, r0, lsl r5
    52a8:	ldrdeq	r7, [r0], -sl
    52ac:	ldrdeq	r7, [r0], -r8
    52b0:	andeq	r7, r0, r6, asr #9
    52b4:			; <UNDEFINED> instruction: 0x000074bc
    52b8:			; <UNDEFINED> instruction: 0x000074ba
    52bc:	andeq	r7, r0, r8, lsr #9
    52c0:			; <UNDEFINED> instruction: 0x460bb530
    52c4:	addlt	r4, r3, pc, lsl #26
    52c8:	strmi	r4, [r4], -pc, lsl #20
    52cc:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    52d0:	orrslt	r6, sl, r2, lsl r8
    52d4:	tstls	r1, sp, lsl #16
    52d8:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    52dc:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    52e0:	blx	bc12fc <_ZdlPv@@Base+0xbb7d60>
    52e4:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    52e8:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    52ec:			; <UNDEFINED> instruction: 0xf0054479
    52f0:	stmdavs	r8!, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}
    52f4:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    52f8:	ldc	7, cr15, [r8], #1012	; 0x3f4
    52fc:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    5300:	svclt	0x0000e7f1
    5304:	andeq	sl, r1, r4, ror #22
    5308:	andeq	r0, r0, ip, asr #2
    530c:	andeq	r0, r0, r8, ror #2
    5310:	andeq	r7, r0, ip, ror r4
    5314:	andeq	r7, r0, r4, ror r4
    5318:	svcmi	0x00f0e92d
    531c:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    5320:	stmmi	r3, {sl, sp}
    5324:	stceq	0, cr15, [r1], {79}	; 0x4f
    5328:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    532c:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    5330:	andlt	pc, r8, #14614528	; 0xdf0000
    5334:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    5338:	ldrbtmi	r9, [fp], #1287	; 0x507
    533c:	andvc	pc, r4, #268435456	; 0x10000000
    5340:			; <UNDEFINED> instruction: 0xf50b4f7f
    5344:	andls	r7, r2, #532480	; 0x82000
    5348:	andvc	pc, r4, #0, 4
    534c:			; <UNDEFINED> instruction: 0xf6039203
    5350:	blls	1c5b68 <_ZdlPv@@Base+0x1bc5cc>
    5354:			; <UNDEFINED> instruction: 0xf50b447f
    5358:			; <UNDEFINED> instruction: 0xf50b7601
    535c:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    5360:	vrshl.s8	d4, d4, d11
    5364:			; <UNDEFINED> instruction: 0xf6035804
    5368:	strls	r1, [r6, -r4, lsl #6]
    536c:	vhsub.s8	d9, d11, d4
    5370:	movwls	r6, #22276	; 0x5704
    5374:	blgt	1034a8 <_ZdlPv@@Base+0xf9f0c>
    5378:			; <UNDEFINED> instruction: 0xf0349700
    537c:	cmnle	ip, pc, ror r3
    5380:			; <UNDEFINED> instruction: 0xf7fd9101
    5384:	stmdbls	r1, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    5388:	stmdavs	r2, {r0, r1, r5, r6}
    538c:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    5390:	addvs	pc, r0, #301989888	; 0x12000000
    5394:	andcs	fp, r1, #28, 30	; 0x70
    5398:	andcs	pc, r0, sl, lsl #17
    539c:			; <UNDEFINED> instruction: 0xf88ad101
    53a0:	stmdavs	r2, {sp}
    53a4:			; <UNDEFINED> instruction: 0xf4125ad2
    53a8:	svclt	0x000e7280
    53ac:	andcs	r7, r1, #50	; 0x32
    53b0:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    53b4:			; <UNDEFINED> instruction: 0xf4125ad2
    53b8:	svclt	0x000e7200
    53bc:	andcs	pc, r0, r9, lsl #17
    53c0:			; <UNDEFINED> instruction: 0xf8892201
    53c4:			; <UNDEFINED> instruction: 0xf1a42000
    53c8:	bcs	245c90 <_ZdlPv@@Base+0x23c6f4>
    53cc:	adchi	pc, sl, r0, asr #4
    53d0:	eorvc	r2, sl, r0, lsl #4
    53d4:	bpl	ff49f3e4 <_ZdlPv@@Base+0xff495e48>
    53d8:	addpl	pc, r0, #301989888	; 0x12000000
    53dc:	addhi	pc, sp, r0, asr #32
    53e0:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    53e4:	vqshl.s8	q2, q14, q14
    53e8:			; <UNDEFINED> instruction: 0xf80c7c04
    53ec:	stmdavs	r2, {r2, sp}
    53f0:			; <UNDEFINED> instruction: 0xf4125ad2
    53f4:			; <UNDEFINED> instruction: 0xf0405200
    53f8:			; <UNDEFINED> instruction: 0xf8888089
    53fc:	stmdavs	r2, {sp}
    5400:			; <UNDEFINED> instruction: 0xf0125ad2
    5404:	cmnle	ip, r4, lsl #4
    5408:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    540c:			; <UNDEFINED> instruction: 0xf60c44fc
    5410:			; <UNDEFINED> instruction: 0xf80c0c04
    5414:	stmdavs	r2, {r2, sp}
    5418:			; <UNDEFINED> instruction: 0xf0125ad2
    541c:	cmnle	r8, r8, lsl #4
    5420:	eorsvc	r9, sl, r0, lsl #30
    5424:	bpl	ff49f434 <_ZdlPv@@Base+0xff495e98>
    5428:	cfstrsmi	mvf15, [r0], {18}
    542c:			; <UNDEFINED> instruction: 0xf8dfd14a
    5430:	ldrbtmi	lr, [lr], #284	; 0x11c
    5434:	andne	pc, r4, #14680064	; 0xe00000
    5438:	andgt	pc, r4, r2, lsl #16
    543c:	cdppl	8, 13, cr6, cr2, cr2, {0}
    5440:	svclt	0x00a42a00
    5444:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    5448:	andgt	pc, r4, lr, lsl #16
    544c:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    5450:			; <UNDEFINED> instruction: 0xf10a3401
    5454:	strcc	r0, [r1], -r1, lsl #20
    5458:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    545c:	bpl	ff4d2868 <_ZdlPv@@Base+0xff4c92cc>
    5460:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5464:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    5468:			; <UNDEFINED> instruction: 0xf80b0340
    546c:			; <UNDEFINED> instruction: 0xf0343f01
    5470:			; <UNDEFINED> instruction: 0xf102037f
    5474:	andls	r0, r0, #268435456	; 0x10000000
    5478:	svcls	0x0002d082
    547c:	andcs	pc, r4, #1048576	; 0x100000
    5480:	stceq	6, cr15, [r4], {1}
    5484:	andne	pc, r4, r1, lsl #12
    5488:	strtpl	r2, [r3], #768	; 0x300
    548c:	andcc	pc, ip, r4, lsl #16
    5490:	strbpl	r9, [r3, #2560]!	; 0xa00
    5494:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    5498:	svcvc	0x0080f5b4
    549c:	blcc	834ac <_ZdlPv@@Base+0x79f10>
    54a0:	blcc	834d0 <_ZdlPv@@Base+0x79f34>
    54a4:	blcc	834c4 <_ZdlPv@@Base+0x79f28>
    54a8:	blcc	834d4 <_ZdlPv@@Base+0x79f38>
    54ac:	blcc	834c8 <_ZdlPv@@Base+0x79f2c>
    54b0:	blcc	834d8 <_ZdlPv@@Base+0x79f3c>
    54b4:			; <UNDEFINED> instruction: 0xf80b9200
    54b8:			; <UNDEFINED> instruction: 0xf47f3f01
    54bc:	andlt	sl, r9, lr, asr pc
    54c0:	svchi	0x00f0e8bd
    54c4:	andcs	r9, r1, #5, 30
    54c8:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    54cc:	bcs	1d01c <_ZdlPv@@Base+0x13a80>
    54d0:	bls	1fc158 <_ZdlPv@@Base+0x1f2bbc>
    54d4:	stceq	0, cr15, [r0], {79}	; 0x4f
    54d8:	andcs	pc, r4, #2097152	; 0x200000
    54dc:	andgt	pc, r4, r2, lsl #16
    54e0:	svcls	0x0004e7b5
    54e4:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    54e8:	bpl	ff49f4f8 <_ZdlPv@@Base+0xff495f5c>
    54ec:	andeq	pc, r8, #18
    54f0:	svcls	0x0000d096
    54f4:	eorsvc	r2, sl, r1, lsl #4
    54f8:	svcls	0x0003e794
    54fc:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    5500:	bpl	ff49f510 <_ZdlPv@@Base+0xff495f74>
    5504:	andpl	pc, r0, #301989888	; 0x12000000
    5508:	svcge	0x0077f43f
    550c:			; <UNDEFINED> instruction: 0xf8882201
    5510:	ldrb	r2, [r4, -r0]!
    5514:			; <UNDEFINED> instruction: 0xf04f9a06
    5518:			; <UNDEFINED> instruction: 0xf6020c01
    551c:			; <UNDEFINED> instruction: 0xf8022204
    5520:	ldr	ip, [r4, r4]
    5524:	eorvc	r2, sl, r1, lsl #4
    5528:	svclt	0x0000e754
    552c:			; <UNDEFINED> instruction: 0x0001dcb6
    5530:			; <UNDEFINED> instruction: 0x0001dcb2
    5534:	andeq	sp, r1, ip, lsr #25
    5538:	andeq	sp, r1, sl, lsr #25
    553c:	andeq	sp, r1, r6, lsr #25
    5540:	andeq	sp, r1, ip, lsl #25
    5544:	strdeq	sp, [r1], -ip
    5548:	ldrdeq	sp, [r1], -r4
    554c:	andeq	sp, r1, lr, lsr #23
    5550:			; <UNDEFINED> instruction: 0xf1001e43
    5554:	strdcs	r0, [r0, -pc]
    5558:	svcne	0x0001f803
    555c:			; <UNDEFINED> instruction: 0xd1fb4293
    5560:	svclt	0x00004770
    5564:			; <UNDEFINED> instruction: 0xf1001e43
    5568:	strdcs	r0, [r0, -pc]
    556c:	svcne	0x0001f803
    5570:			; <UNDEFINED> instruction: 0xd1fb4293
    5574:	svclt	0x00004770
    5578:	mcrne	4, 2, fp, cr3, cr0, {0}
    557c:	ldrbteq	pc, [pc], #256	; 5584 <__printf_chk@plt+0x26a4>	; <UNPREDICTABLE>
    5580:			; <UNDEFINED> instruction: 0xf8032200
    5584:	adcmi	r2, r3, #1, 30
    5588:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    558c:	andcs	fp, r1, #-1073741814	; 0xc000000a
    5590:			; <UNDEFINED> instruction: 0xf81154c2
    5594:	blcs	151a0 <_ZdlPv@@Base+0xbc04>
    5598:			; <UNDEFINED> instruction: 0xf85dd1fa
    559c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    55a0:	mcrne	4, 2, fp, cr3, cr0, {0}
    55a4:	ldrbteq	pc, [pc], #256	; 55ac <__printf_chk@plt+0x26cc>	; <UNPREDICTABLE>
    55a8:			; <UNDEFINED> instruction: 0xf8032200
    55ac:	adcmi	r2, r3, #1, 30
    55b0:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    55b4:	andcs	fp, r1, #-1073741814	; 0xc000000a
    55b8:			; <UNDEFINED> instruction: 0xf81154c2
    55bc:	blcs	151c8 <_ZdlPv@@Base+0xbc2c>
    55c0:			; <UNDEFINED> instruction: 0xf85dd1fa
    55c4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    55c8:	svclt	0x00004770
    55cc:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    55d0:	strvc	pc, [r0], #1280	; 0x500
    55d4:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    55d8:	svccs	0x0001f811
    55dc:	andsvc	fp, sp, r2, lsl #2
    55e0:	adcmi	r3, r3, #67108864	; 0x4000000
    55e4:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    55e8:	svclt	0x00004770
    55ec:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    55f0:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    55f4:	addlt	fp, r3, r0, lsl #10
    55f8:			; <UNDEFINED> instruction: 0xf7ff9001
    55fc:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    5600:			; <UNDEFINED> instruction: 0xf85db003
    5604:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    5608:	strdeq	sp, [r1], -r2
    560c:			; <UNDEFINED> instruction: 0x4604b510
    5610:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5614:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    5618:	blmi	f1a60 <_ZdlPv@@Base+0xe84c4>
    561c:	andsvs	r4, r8, fp, ror r4
    5620:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5624:	andeq	r7, r0, sl, ror r1
    5628:	andeq	sl, r1, r8, ror #19
    562c:	andvs	r2, r3, r1, lsl #6
    5630:	addvs	fp, r1, r9, lsl #2
    5634:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    5638:	addvs	r4, r1, r9, ror r4
    563c:	svclt	0x00004770
    5640:	andeq	r7, r0, r8, ror #2
    5644:	andvs	r2, r2, r0, lsl #4
    5648:	svclt	0x00004770
    564c:	addvs	r2, r1, r3, lsl #4
    5650:	ldrbmi	r6, [r0, -r2]!
    5654:	addvs	r2, r1, r4, lsl #4
    5658:	ldrbmi	r6, [r0, -r2]!
    565c:	andvc	r2, r1, #536870912	; 0x20000000
    5660:	ldrbmi	r6, [r0, -r2]!
    5664:	sfm	f2, 4, [r0, #20]
    5668:	andvs	r0, r2, r2, lsl #22
    566c:	svclt	0x00004770
    5670:	blx	fec1f678 <_ZdlPv@@Base+0xfec160dc>
    5674:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5678:	svclt	0x00004770
    567c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    5680:			; <UNDEFINED> instruction: 0x4c193b01
    5684:	blcs	11687c <_ZdlPv@@Base+0x10d2e0>
    5688:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    568c:	strne	pc, [lr], -r3
    5690:	andeq	r2, r3, lr, lsl r8
    5694:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    5698:	ldmdbmi	r5, {r1, r8, r9, sp}
    569c:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    56a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    56a4:			; <UNDEFINED> instruction: 0xf0056800
    56a8:	blmi	4337dc <_ZdlPv@@Base+0x42a240>
    56ac:	stmiapl	r3!, {r7, fp, sp, lr}^
    56b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    56b4:			; <UNDEFINED> instruction: 0xf7fd6819
    56b8:	blmi	33462c <_ZdlPv@@Base+0x32b090>
    56bc:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    56c0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    56c4:			; <UNDEFINED> instruction: 0xf7fd6819
    56c8:	stmvs	r0, {r0, r2, r4, r8, r9, fp, ip, sp, pc}
    56cc:	blx	ff4416e0 <_ZdlPv@@Base+0xff438144>
    56d0:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    56d4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    56d8:			; <UNDEFINED> instruction: 0xf7fd6819
    56dc:	stmvs	r0, {r0, r3, r6, r7, r8, r9, fp, ip, sp, pc}
    56e0:	blx	416f6 <_ZdlPv@@Base+0x3815a>
    56e4:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    56e8:	andeq	sl, r1, ip, lsr #15
    56ec:	andeq	r0, r0, r8, ror #2
    56f0:	andeq	r7, r0, sl, lsl #2
    56f4:	svcmi	0x00f0e92d
    56f8:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    56fc:	movwls	r4, #5636	; 0x1604
    5700:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    5704:			; <UNDEFINED> instruction: 0x4698d05d
    5708:			; <UNDEFINED> instruction: 0xf8134603
    570c:			; <UNDEFINED> instruction: 0xb3200b01
    5710:	ldrdls	pc, [r0], #143	; 0x8f
    5714:			; <UNDEFINED> instruction: 0xf8df460e
    5718:	ldrmi	fp, [r7], -r0, asr #1
    571c:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    5720:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    5724:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    5728:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    572c:	blcc	95273c <_ZdlPv@@Base+0x9491a0>
    5730:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    5734:			; <UNDEFINED> instruction: 0xf003e8df
    5738:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    573c:	stmdaeq	r8, {r3, fp}
    5740:	stmdaeq	r8, {r3, fp}
    5744:	andseq	r1, r4, r1, lsr #22
    5748:	rsbscs	r4, r8, r9, asr #12
    574c:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    5750:			; <UNDEFINED> instruction: 0xf8134623
    5754:	stmdacs	r0, {r0, r8, r9, fp}
    5758:	andlt	sp, r3, r5, ror #3
    575c:	svchi	0x00f0e8bd
    5760:	ldrdcc	pc, [r0], -r8
    5764:	strbmi	fp, [r0], -fp, ror #3
    5768:			; <UNDEFINED> instruction: 0xff88f7ff
    576c:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5770:			; <UNDEFINED> instruction: 0x4638b313
    5774:			; <UNDEFINED> instruction: 0xff82f7ff
    5778:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    577c:			; <UNDEFINED> instruction: 0x4630b1b3
    5780:			; <UNDEFINED> instruction: 0xff7cf7ff
    5784:	blmi	5bf71c <_ZdlPv@@Base+0x5b6180>
    5788:	stmiapl	fp!, {r0, r2, r5, sp}^
    578c:			; <UNDEFINED> instruction: 0xf7fd6819
    5790:	ldrb	lr, [sp, r6, ror #21]
    5794:			; <UNDEFINED> instruction: 0x461c4a12
    5798:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    579c:	b	feb43798 <_ZdlPv@@Base+0xfeb3a1fc>
    57a0:			; <UNDEFINED> instruction: 0x4659e7d6
    57a4:			; <UNDEFINED> instruction: 0xf7ff2074
    57a8:	ldrb	pc, [ip, fp, lsl #27]	; <UNPREDICTABLE>
    57ac:	rsbcs	r4, ip, sp, lsl #18
    57b0:			; <UNDEFINED> instruction: 0xf7ff4479
    57b4:	strb	pc, [r2, r5, lsl #27]!	; <UNPREDICTABLE>
    57b8:	rsbscs	r4, r0, r1, asr r6
    57bc:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    57c0:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    57c4:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    57c8:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    57cc:	cdple	8, 15, cr7, cr15, cr3, {1}
    57d0:	andeq	sl, r1, r0, lsr r7
    57d4:	andeq	r7, r0, ip, lsl #1
    57d8:	andeq	r7, r0, sl, lsl #1
    57dc:	andeq	r7, r0, r8, lsl #1
    57e0:	andeq	r0, r0, r8, ror #2
    57e4:	strdeq	r6, [r0], -ip
    57e8:	andeq	r6, r0, r6, ror #31
    57ec:	svcmi	0x00f0e92d
    57f0:	mcrrmi	0, 8, fp, r4, cr5
    57f4:			; <UNDEFINED> instruction: 0xf8df4617
    57f8:	bicsmi	ip, r2, #16, 2
    57fc:	svceq	0x00d2447c
    5800:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    5804:	sadd16mi	fp, r3, r4
    5808:			; <UNDEFINED> instruction: 0xf8542300
    580c:	ldmib	sp, {r2, r3, ip, lr}^
    5810:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    5814:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    5818:	bls	97034 <_ZdlPv@@Base+0x8da98>
    581c:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    5820:	subsle	r2, r9, r0, lsl #20
    5824:	movwls	r4, #10297	; 0x2839
    5828:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    582c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    5830:			; <UNDEFINED> instruction: 0xff86f004
    5834:	orrlt	r9, r3, r2, lsl #22
    5838:	blcs	b638ec <_ZdlPv@@Base+0xb5a350>
    583c:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    5840:			; <UNDEFINED> instruction: 0x4d34b90b
    5844:	blls	d6a40 <_ZdlPv@@Base+0xcd4a4>
    5848:	blcs	1f8d0 <_ZdlPv@@Base+0x16334>
    584c:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    5850:	strls	r4, [r0, -sl, lsr #12]
    5854:			; <UNDEFINED> instruction: 0xf0044479
    5858:	stmdavs	r1!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    585c:			; <UNDEFINED> instruction: 0xf7fd2020
    5860:	mvnslt	lr, lr, ror sl
    5864:			; <UNDEFINED> instruction: 0xd1272e02
    5868:	andcs	r4, ip, #44, 16	; 0x2c0000
    586c:	tstcs	r1, r3, lsr #16
    5870:			; <UNDEFINED> instruction: 0xf7fd4478
    5874:	stmdavs	r1!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    5878:			; <UNDEFINED> instruction: 0xf7fd2020
    587c:			; <UNDEFINED> instruction: 0x465bea70
    5880:			; <UNDEFINED> instruction: 0x46494652
    5884:			; <UNDEFINED> instruction: 0xf7ff4640
    5888:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    588c:			; <UNDEFINED> instruction: 0xf7fd200a
    5890:	stmdavs	r0!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    5894:	b	ff3c3890 <_ZdlPv@@Base+0xff3ba2f4>
    5898:	pop	{r0, r2, ip, sp, pc}
    589c:			; <UNDEFINED> instruction: 0xf0004ff0
    58a0:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    58a4:	stmdavs	r3!, {r0, r8, sp}
    58a8:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    58ac:	b	17438a8 <_ZdlPv@@Base+0x173a30c>
    58b0:	eorcs	r6, r0, r1, lsr #16
    58b4:	b	14c38b0 <_ZdlPv@@Base+0x14ba314>
    58b8:			; <UNDEFINED> instruction: 0x4652465b
    58bc:	strbmi	r4, [r0], -r9, asr #12
    58c0:			; <UNDEFINED> instruction: 0xff18f7ff
    58c4:	andcs	r6, sl, r1, lsr #16
    58c8:	b	12438c4 <_ZdlPv@@Base+0x123a328>
    58cc:	andlt	r6, r5, r0, lsr #16
    58d0:	svcmi	0x00f0e8bd
    58d4:	blt	feb438d0 <_ZdlPv@@Base+0xfeb3a334>
    58d8:	blmi	333d2c <_ZdlPv@@Base+0x32a790>
    58dc:	strb	r5, [r0, r4, ror #17]
    58e0:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    58e4:	blcs	b63998 <_ZdlPv@@Base+0xb5a3fc>
    58e8:	str	sp, [r8, sp, lsr #3]!
    58ec:	ldrtmi	r4, [fp], -sp, lsl #18
    58f0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    58f4:			; <UNDEFINED> instruction: 0xff24f004
    58f8:	eorcs	r6, r0, r1, lsr #16
    58fc:	b	bc38f8 <_ZdlPv@@Base+0xbba35c>
    5900:	svclt	0x0000e7af
    5904:	andeq	sl, r1, r4, lsr r6
    5908:	andeq	r0, r0, ip, asr #2
    590c:	andeq	r0, r0, r8, ror #2
    5910:			; <UNDEFINED> instruction: 0x00006fb8
    5914:	andeq	r6, r0, ip, lsl #31
    5918:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    591c:	andeq	r6, r0, ip, lsl #31
    5920:	andeq	r6, r0, r2, ror #30
    5924:	andeq	r6, r0, r2, lsl #30
    5928:			; <UNDEFINED> instruction: 0x4605b5f0
    592c:	strmi	r4, [lr], -lr, lsl #24
    5930:	ldrmi	r4, [r7], -lr, lsl #16
    5934:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    5938:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    593c:	strtmi	fp, [r2], -r7, lsl #1
    5940:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    5944:	ldmdapl	r2, {r0, r8, r9, sp}^
    5948:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    594c:	andls	r6, r5, #65536	; 0x10000
    5950:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    5954:	stmib	sp, {fp, sp, lr}^
    5958:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    595c:			; <UNDEFINED> instruction: 0xf7ff5600
    5960:	andlt	pc, r7, r5, asr #30
    5964:	svclt	0x0000bdf0
    5968:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    596c:	muleq	r0, r8, r1
    5970:	andeq	r0, r0, r8, lsl #3
    5974:	andeq	r0, r0, r0, asr #2
    5978:			; <UNDEFINED> instruction: 0x4605b5f0
    597c:	strmi	r4, [lr], -lr, lsl #24
    5980:	ldrmi	r4, [r7], -lr, lsl #16
    5984:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    5988:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    598c:	strtmi	fp, [r2], -r7, lsl #1
    5990:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    5994:	ldmdapl	r2, {r8, r9, sp}^
    5998:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    599c:	andls	r6, r5, #65536	; 0x10000
    59a0:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    59a4:	stmib	sp, {fp, sp, lr}^
    59a8:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    59ac:			; <UNDEFINED> instruction: 0xf7ff5600
    59b0:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    59b4:	svclt	0x0000bdf0
    59b8:	andeq	sl, r1, sl, lsr #9
    59bc:	muleq	r0, r8, r1
    59c0:	andeq	r0, r0, r8, lsl #3
    59c4:	andeq	r0, r0, r0, asr #2
    59c8:			; <UNDEFINED> instruction: 0x4605b5f0
    59cc:	strmi	r4, [lr], -lr, lsl #24
    59d0:	ldrmi	r4, [r7], -lr, lsl #16
    59d4:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    59d8:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    59dc:	strtmi	fp, [r2], -r7, lsl #1
    59e0:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    59e4:	ldmdapl	r2, {r1, r8, r9, sp}^
    59e8:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    59ec:	andls	r6, r5, #65536	; 0x10000
    59f0:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    59f4:	stmib	sp, {fp, sp, lr}^
    59f8:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    59fc:			; <UNDEFINED> instruction: 0xf7ff5600
    5a00:	strdlt	pc, [r7], -r5
    5a04:	svclt	0x0000bdf0
    5a08:	andeq	sl, r1, sl, asr r4
    5a0c:	muleq	r0, r8, r1
    5a10:	andeq	r0, r0, r8, lsl #3
    5a14:	andeq	r0, r0, r0, asr #2
    5a18:	addlt	fp, r5, r0, lsr r5
    5a1c:	strpl	lr, [r8], #-2525	; 0xfffff623
    5a20:	strmi	r9, [sl], -r0, lsl #4
    5a24:	stmib	sp, {r8, sp}^
    5a28:	movwcs	r3, #5377	; 0x1501
    5a2c:			; <UNDEFINED> instruction: 0xf7ff9403
    5a30:	ldrdlt	pc, [r5], -sp
    5a34:	svclt	0x0000bd30
    5a38:	addlt	fp, r5, r0, lsr r5
    5a3c:	strpl	lr, [r8], #-2525	; 0xfffff623
    5a40:	movwcs	r9, #769	; 0x301
    5a44:	strmi	r9, [sl], -r0, lsl #4
    5a48:	ldrmi	r9, [r9], -r2, lsl #10
    5a4c:			; <UNDEFINED> instruction: 0xf7ff9403
    5a50:	andlt	pc, r5, sp, asr #29
    5a54:	svclt	0x0000bd30
    5a58:	addlt	fp, r5, r0, lsr r5
    5a5c:	strpl	lr, [r8], #-2525	; 0xfffff623
    5a60:	strmi	r9, [sl], -r0, lsl #4
    5a64:	stmib	sp, {r8, sp}^
    5a68:	movwcs	r3, #9473	; 0x2501
    5a6c:			; <UNDEFINED> instruction: 0xf7ff9403
    5a70:			; <UNDEFINED> instruction: 0xb005febd
    5a74:	svclt	0x0000bd30
    5a78:	strlt	r2, [r8, #-3]
    5a7c:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a80:	svclt	0x00004770
    5a84:	ldrblt	r6, [r8, #2945]!	; 0xb81
    5a88:	blmi	90fe90 <_ZdlPv@@Base+0x9068f4>
    5a8c:	blvs	10972ac <_ZdlPv@@Base+0x108dd10>
    5a90:			; <UNDEFINED> instruction: 0xf103447b
    5a94:	andvs	r0, r3, r8, lsl #6
    5a98:	strcs	sp, [r0], #-3340	; 0xfffff2f4
    5a9c:	blx	14ef36 <_ZdlPv@@Base+0x14599a>
    5aa0:	strcc	r2, [r1], #-772	; 0xfffffcfc
    5aa4:	tstlt	r8, r8, lsl sl
    5aa8:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aac:	ldrdcs	lr, [sp, -r6]
    5ab0:	lfmle	f4, 2, [r4], #644	; 0x284
    5ab4:			; <UNDEFINED> instruction: 0x4610b112
    5ab8:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5abc:	strdlt	r6, [r8, -r0]
    5ac0:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ac4:			; <UNDEFINED> instruction: 0xb18868b0
    5ac8:	vrshl.s8	d18, d0, d0
    5acc:	stmdbpl	r4, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
    5ad0:			; <UNDEFINED> instruction: 0x4620b134
    5ad4:			; <UNDEFINED> instruction: 0xf00368e4
    5ad8:	stccs	13, cr15, [r0], {97}	; 0x61
    5adc:	ldmvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5ae0:	adcsmi	r3, sp, #4, 10	; 0x1000000
    5ae4:	strdlt	sp, [r8, -r3]
    5ae8:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aec:	tstlt	r8, r0, ror r9
    5af0:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5af4:	ldrhlt	r6, [r8, #-144]	; 0xffffff70
    5af8:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5afc:	stmdavs	r3!, {r3, sp, lr, pc}
    5b00:	ldrtvs	r6, [r3], #-2208	; 0xfffff760
    5b04:			; <UNDEFINED> instruction: 0xf7fdb108
    5b08:	strtmi	lr, [r0], -ip, lsl #18
    5b0c:	stc2l	0, cr15, [r6, #-12]
    5b10:	stccs	12, cr6, [r0], {52}	; 0x34
    5b14:			; <UNDEFINED> instruction: 0x4630d1f3
    5b18:	svclt	0x0000bdf8
    5b1c:	andeq	sl, r1, ip, lsl r2
    5b20:			; <UNDEFINED> instruction: 0x4604b510
    5b24:			; <UNDEFINED> instruction: 0xffaef7ff
    5b28:			; <UNDEFINED> instruction: 0xf0034620
    5b2c:			; <UNDEFINED> instruction: 0x4620fd37
    5b30:	svclt	0x0000bd10
    5b34:	mvnsmi	lr, sp, lsr #18
    5b38:			; <UNDEFINED> instruction: 0x460c1e16
    5b3c:	svclt	0x00cc4680
    5b40:	movwcs	r2, #769	; 0x301
    5b44:	svclt	0x00b42900
    5b48:			; <UNDEFINED> instruction: 0xf0032300
    5b4c:	movtlt	r0, #13057	; 0x3301
    5b50:	orrslt	r4, ip, r0, lsr #12
    5b54:	ldrbvc	lr, [r6, #2822]	; 0xb06
    5b58:	svceq	0x0000f1b8
    5b5c:	strbeq	lr, [r5, #-2639]!	; 0xfffff5b1
    5b60:			; <UNDEFINED> instruction: 0xf06fdb0e
    5b64:	strtmi	r4, [r1], -r0
    5b68:			; <UNDEFINED> instruction: 0xf7fd1b40
    5b6c:	strbmi	lr, [r0, #-2290]	; 0xfffff70e
    5b70:	blx	23c7ee <_ZdlPv@@Base+0x233252>
    5b74:	ldrtmi	r5, [r1], -r4
    5b78:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5b80:	andmi	pc, r0, r5, asr #3
    5b84:			; <UNDEFINED> instruction: 0xf7fd4621
    5b88:			; <UNDEFINED> instruction: 0xf1c8e8d8
    5b8c:	addmi	r0, r7, #0, 14
    5b90:	blx	23bc36 <_ZdlPv@@Base+0x23269a>
    5b94:	ldrtmi	pc, [r1], -r4	; <UNPREDICTABLE>
    5b98:			; <UNDEFINED> instruction: 0xf7fd1b40
    5b9c:	pop	{r1, r3, r4, r6, r7, fp, sp, lr, pc}
    5ba0:	ldmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    5ba4:	ldrbtmi	r2, [r9], #-234	; 0xffffff16
    5ba8:	blx	fe2c3bae <_ZdlPv@@Base+0xfe2ba612>
    5bac:	mcr	7, 0, lr, cr7, cr0, {6}
    5bb0:			; <UNDEFINED> instruction: 0xeeb88a90
    5bb4:	vmls.f64	d6, d23, d23
    5bb8:			; <UNDEFINED> instruction: 0xeeb84a90
    5bbc:	vnmul.f64	d7, d22, d23
    5bc0:	vmla.f64	d6, d7, d7
    5bc4:			; <UNDEFINED> instruction: 0xeeb86a90
    5bc8:			; <UNDEFINED> instruction: 0xee865be7
    5bcc:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
    5bd0:	vadd.f64	d6, d7, d0
    5bd4:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
    5bd8:	vnmla.f64	d7, d23, d7
    5bdc:	pop	{r4, r7, r9, fp}
    5be0:	fltdz	f7, r8
    5be4:			; <UNDEFINED> instruction: 0xeeb88a90
    5be8:	vmls.f64	d6, d23, d23
    5bec:			; <UNDEFINED> instruction: 0xeeb84a90
    5bf0:	vnmul.f64	d7, d22, d23
    5bf4:	vmla.f64	d6, d7, d7
    5bf8:			; <UNDEFINED> instruction: 0xeeb86a90
    5bfc:			; <UNDEFINED> instruction: 0xee865be7
    5c00:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
    5c04:	vadd.f64	d6, d7, d0
    5c08:	vcvtr.s32.f64	s15, d6
    5c0c:	vnmla.f64	d7, d23, d7
    5c10:	pop	{r4, r7, r9, fp}
    5c14:	svclt	0x000081f0
    5c18:	andeq	r6, r0, r2, ror ip
    5c1c:	mrcne	5, 0, fp, cr7, cr8, {7}
    5c20:	strcs	fp, [r1], #-4044	; 0xfffff034
    5c24:	cfmulsne	mvf2, mvf14, mvf0
    5c28:	streq	pc, [r1, #-4]
    5c2c:	svclt	0x00d8460c
    5c30:	stmdbcs	r0, {r8, sl, sp}
    5c34:			; <UNDEFINED> instruction: 0x2100bfb4
    5c38:	tsteq	r1, r5	; <UNPREDICTABLE>
    5c3c:	stmdblt	r1!, {r0, r2, r9, sl, lr}
    5c40:	rscscs	r4, ip, r9, lsl r9
    5c44:			; <UNDEFINED> instruction: 0xf7ff4479
    5c48:			; <UNDEFINED> instruction: 0x4620fb3b
    5c4c:	cdp	3, 0, cr11, cr7, cr12, {1}
    5c50:	vstrcs	s10, [r0, #-576]	; 0xfffffdc0
    5c54:	blcc	4c12d8 <_ZdlPv@@Base+0x4b7d3c>
    5c58:	blmi	ffa01740 <_ZdlPv@@Base+0xff9f81a4>
    5c5c:	bmi	fe441480 <_ZdlPv@@Base+0xfe437ee4>
    5c60:	blvc	ffa01748 <_ZdlPv@@Base+0xff9f81ac>
    5c64:	blmi	2014fc <_ZdlPv@@Base+0x1f7f60>
    5c68:	bvc	fe44148c <_ZdlPv@@Base+0xfe437ef0>
    5c6c:	blpl	ffa01754 <_ZdlPv@@Base+0xff9f81b8>
    5c70:	bvs	fe441494 <_ZdlPv@@Base+0xfe437ef8>
    5c74:	blvs	ffa0175c <_ZdlPv@@Base+0xff9f81c0>
    5c78:	blvc	181690 <_ZdlPv@@Base+0x1780f4>
    5c7c:	blpl	10169c <_ZdlPv@@Base+0xf8100>
    5c80:	blvs	41760 <_ZdlPv@@Base+0x381c4>
    5c84:	blvc	181528 <_ZdlPv@@Base+0x177f8c>
    5c88:	cdp	15, 3, cr11, cr7, cr12, {5}
    5c8c:	vadd.f64	d7, d7, d6
    5c90:	vcvtr.s32.f64	s15, d6
    5c94:	vnmla.f64	d7, d23, d7
    5c98:			; <UNDEFINED> instruction: 0xbdf80a90
    5c9c:	andhi	pc, r0, pc, lsr #7
    5ca0:	andeq	r0, r0, r0
    5ca4:	addmi	r4, pc, r0
    5ca8:	ldrdeq	r6, [r0], -r4
    5cac:			; <UNDEFINED> instruction: 0x4604b538
    5cb0:	bmi	4d8900 <_ZdlPv@@Base+0x4cf364>
    5cb4:	stmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    5cb8:	stclpl	8, cr5, [fp], #-628	; 0xfffffd8c
    5cbc:			; <UNDEFINED> instruction: 0xf814b123
    5cc0:	stclpl	15, cr3, [fp], #4
    5cc4:	mvnsle	r2, r0, lsl #22
    5cc8:			; <UNDEFINED> instruction: 0xf7fd4620
    5ccc:	stmdane	r3!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    5cd0:	stmdble	sl, {r0, r1, r5, r7, r9, lr}
    5cd4:	and	r4, r1, sl, lsl r6
    5cd8:	mulle	sl, r4, r2
    5cdc:	bcc	57530 <_ZdlPv@@Base+0x4df94>
    5ce0:	stcne	8, cr15, [r1], {19}
    5ce4:	stmdbcs	r0, {r0, r3, r5, r6, sl, fp, ip, lr}
    5ce8:	andcs	sp, r0, #-2147483587	; 0x8000003d
    5cec:	andsvc	r4, sl, r0, lsr #12
    5cf0:			; <UNDEFINED> instruction: 0x4623bd38
    5cf4:	strtmi	r2, [r0], -r0, lsl #4
    5cf8:	ldclt	0, cr7, [r8, #-104]!	; 0xffffff98
    5cfc:	andeq	sl, r1, ip, ror r1
    5d00:	andeq	r0, r0, ip, ror #2
    5d04:	addlt	fp, r3, r0, lsr r5
    5d08:			; <UNDEFINED> instruction: 0x460a4615
    5d0c:	movwls	r9, #3078	; 0xc06
    5d10:	ldmib	r0, {r0, r1, r3, r5, r9, sl, lr}^
    5d14:	strls	r0, [r1], #-257	; 0xfffffeff
    5d18:	mrc2	7, 3, pc, cr14, cr15, {7}
    5d1c:	ldclt	0, cr11, [r0, #-12]!
    5d20:	tstcs	r1, r1
    5d24:	andcs	r6, r0, #66	; 0x42
    5d28:	stmib	r0, {r0, r8, sp, lr}^
    5d2c:	stmib	r0, {r1, r9, sp}^
    5d30:	ldrbmi	r2, [r0, -r5, lsl #4]!
    5d34:			; <UNDEFINED> instruction: 0x4604b510
    5d38:	smlabblt	r8, r0, r9, r6
    5d3c:	svc	0x00f0f7fc
    5d40:			; <UNDEFINED> instruction: 0xf7fc6860
    5d44:	stmdavs	r0!, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    5d48:			; <UNDEFINED> instruction: 0xf7fdb108
    5d4c:			; <UNDEFINED> instruction: 0x4620e83a
    5d50:	svclt	0x0000bd10
    5d54:	blmi	1218678 <_ZdlPv@@Base+0x120f0dc>
    5d58:	push	{r1, r3, r4, r5, r6, sl, lr}
    5d5c:			; <UNDEFINED> instruction: 0x46054ff0
    5d60:	addlt	r6, r9, r0, lsl #16
    5d64:	svcmi	0x004558d3
    5d68:	movwls	r6, #30747	; 0x781b
    5d6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d70:	tstlt	r0, #2130706432	; 0x7f000000
    5d74:	blcs	20428 <_ZdlPv@@Base+0x16e8c>
    5d78:			; <UNDEFINED> instruction: 0xf8dfd070
    5d7c:	ldrbtmi	r9, [r9], #260	; 0x104
    5d80:	svc	0x00c6f7fc
    5d84:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    5d88:	mcrrne	6, 0, r2, r3, cr0
    5d8c:	andsle	r4, r3, r4, lsl #12
    5d90:	blle	9cfd98 <_ZdlPv@@Base+0x9c67fc>
    5d94:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    5d98:	tstlt	fp, #6912	; 0x1b00
    5d9c:	strbmi	r4, [r0], -r1, lsl #12
    5da0:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    5da4:			; <UNDEFINED> instruction: 0xb1a3696b
    5da8:	stmdavs	r8!, {r0, r1, r4, r5, r7, r9, sl, lr}
    5dac:			; <UNDEFINED> instruction: 0xf7fc465e
    5db0:	mcrrne	15, 11, lr, r3, cr0
    5db4:	mvnle	r4, r4, lsl #12
    5db8:	andcs	fp, r0, r6, lsl #22
    5dbc:	blmi	b9868c <_ZdlPv@@Base+0xb8f0f0>
    5dc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5dc4:	blls	1dfe34 <_ZdlPv@@Base+0x1d6898>
    5dc8:	cmple	r0, sl, asr r0
    5dcc:	pop	{r0, r3, ip, sp, pc}
    5dd0:	blmi	ba9d98 <_ZdlPv@@Base+0xba07fc>
    5dd4:	strbmi	r4, [r9], -r2, asr #12
    5dd8:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
    5ddc:			; <UNDEFINED> instruction: 0xf7ff9300
    5de0:			; <UNDEFINED> instruction: 0xe7e1ff91
    5de4:			; <UNDEFINED> instruction: 0xf10668e8
    5de8:			; <UNDEFINED> instruction: 0xf8d50b01
    5dec:	strmi	sl, [r3, #24]
    5df0:			; <UNDEFINED> instruction: 0x2c0ada21
    5df4:	andmi	pc, r6, sl, lsl #16
    5df8:			; <UNDEFINED> instruction: 0x465ed1d7
    5dfc:			; <UNDEFINED> instruction: 0xf04f69ab
    5e00:	stmdbmi	r3!, {r9}
    5e04:	stmiavs	fp!, {r1, r3, r4, r7, r8, sl, ip, lr}
    5e08:	movwcc	r6, #6570	; 0x19aa
    5e0c:	ldmdapl	r8!, {r0, r1, r3, r5, r7, sp, lr}^
    5e10:	stclpl	8, cr7, [r1], {19}
    5e14:			; <UNDEFINED> instruction: 0xf812b121
    5e18:	stclpl	15, cr3, [r1], {1}
    5e1c:	mvnsle	r2, r0, lsl #18
    5e20:	blcc	8f2314 <_ZdlPv@@Base+0x8e8d78>
    5e24:	svclt	0x0018692a
    5e28:	bcs	ea34 <_ZdlPv@@Base+0x5498>
    5e2c:	movwcs	fp, #7944	; 0x1f08
    5e30:	stmdavs	r8!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    5e34:	subeq	lr, r0, r4, lsr #15
    5e38:	svc	0x0012f7fc
    5e3c:	stmiavs	sl!, {r0, r4, r6, r9, sl, lr}^
    5e40:			; <UNDEFINED> instruction: 0xf7fc61a8
    5e44:	ldrbmi	lr, [r0], -r0, lsr #31
    5e48:	svc	0x006af7fc
    5e4c:			; <UNDEFINED> instruction: 0xf8d568eb
    5e50:	subseq	sl, fp, r8, lsl r0
    5e54:	strb	r6, [ip, fp, ror #1]
    5e58:	str	r2, [pc, r1]!
    5e5c:			; <UNDEFINED> instruction: 0xf7fc2080
    5e60:	orrcs	lr, r0, #0, 30
    5e64:	strmi	r6, [r2], -fp, ror #1
    5e68:			; <UNDEFINED> instruction: 0x61aa6828
    5e6c:			; <UNDEFINED> instruction: 0xf7fce785
    5e70:	svclt	0x0000ef2a
    5e74:	ldrdeq	sl, [r1], -r8
    5e78:	andeq	r0, r0, r8, lsr #2
    5e7c:	andeq	sl, r1, r0, asr #1
    5e80:			; <UNDEFINED> instruction: 0x00006abe
    5e84:	andeq	r0, r0, r0, asr #3
    5e88:	andeq	sl, r1, r0, ror r0
    5e8c:	andeq	r0, r0, r4, ror r1
    5e90:	andeq	r0, r0, ip, ror #2
    5e94:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    5e98:			; <UNDEFINED> instruction: 0xf85db114
    5e9c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5ea0:	blmi	14401c <_ZdlPv@@Base+0x13aa80>
    5ea4:	svclt	0x0000e72e
    5ea8:	blmi	e58790 <_ZdlPv@@Base+0xe4f1f4>
    5eac:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    5eb0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    5eb4:	movwls	r6, #14363	; 0x381b
    5eb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ebc:	blx	ec1ed2 <_ZdlPv@@Base+0xeb8936>
    5ec0:	subsle	r2, lr, r0, lsl #16
    5ec4:	strmi	r7, [r4], -r3, lsl #16
    5ec8:	tstle	r2, r3, ror #22
    5ecc:	blcs	1a23fe0 <_ZdlPv@@Base+0x1a1aa44>
    5ed0:			; <UNDEFINED> instruction: 0x4620d030
    5ed4:	blx	ff341eee <_ZdlPv@@Base+0xff338952>
    5ed8:	stfnep	f3, [r0], #-448	; 0xfffffe40
    5edc:	andscs	sl, r0, #16384	; 0x4000
    5ee0:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    5ee4:	blmi	a98798 <_ZdlPv@@Base+0xa8f1fc>
    5ee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5eec:	blls	dff5c <_ZdlPv@@Base+0xd69c0>
    5ef0:	qdaddle	r4, sl, r9
    5ef4:	ldclt	0, cr11, [r0, #-16]
    5ef8:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    5efc:			; <UNDEFINED> instruction: 0xf8ad681b
    5f00:	ldceq	0, cr3, [fp], {8}
    5f04:	andcc	pc, sl, sp, lsl #17
    5f08:	ldmdblt	fp, {r0, r1, r5, r6, fp, ip, sp, lr}
    5f0c:	stcge	8, cr7, [r2], {35}	; 0x23
    5f10:	andcc	pc, r9, sp, lsl #17
    5f14:			; <UNDEFINED> instruction: 0xf0024620
    5f18:			; <UNDEFINED> instruction: 0x4604fe9f
    5f1c:	eorsle	r2, r0, r0, lsl #16
    5f20:			; <UNDEFINED> instruction: 0xf7fc215f
    5f24:	bllt	1841e5c <_ZdlPv@@Base+0x18388c0>
    5f28:	strtmi	sl, [r0], -r1, lsl #18
    5f2c:			; <UNDEFINED> instruction: 0xf7fc2210
    5f30:	ldrb	lr, [r7, sl, asr #28]
    5f34:	blcs	1864148 <_ZdlPv@@Base+0x185abac>
    5f38:	stmiavc	r3, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    5f3c:	bicle	r2, r8, r2, ror fp
    5f40:	ldmdacc	r0!, {r8, fp, ip, sp, lr}
    5f44:	blcs	272a58 <_ZdlPv@@Base+0x2694bc>
    5f48:	stmdbvc	r3!, {r0, r1, r6, r7, fp, ip, lr, pc}^
    5f4c:	sbcle	r2, r9, r0, lsl #22
    5f50:	adcsle	r2, lr, r0, lsl #16
    5f54:	sbcslt	r3, sl, #48, 22	; 0xc000
    5f58:	ldmle	sl!, {r0, r3, r9, fp, sp}
    5f5c:	smlatbcs	sl, r2, r9, r7
    5f60:	andcc	pc, r0, r1, lsl #22
    5f64:	adcsle	r2, sp, r0, lsl #20
    5f68:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    5f6c:	bcs	272adc <_ZdlPv@@Base+0x269540>
    5f70:	stmibvc	r2!, {r0, r1, r2, r3, r5, r7, fp, ip, lr, pc}^
    5f74:	andcc	pc, r0, r1, lsl #22
    5f78:			; <UNDEFINED> instruction: 0xd1aa2a00
    5f7c:	stcle	8, cr2, [r8], #508	; 0x1fc
    5f80:			; <UNDEFINED> instruction: 0xf04fe7b0
    5f84:			; <UNDEFINED> instruction: 0xe7ad30ff
    5f88:	mrc	7, 4, APSR_nzcv, cr12, cr12, {7}
    5f8c:	andeq	r9, r1, r4, lsl #31
    5f90:	andeq	r0, r0, r8, lsr #2
    5f94:	andeq	r9, r1, r8, asr #30
    5f98:	andeq	r6, r0, lr, asr #31
    5f9c:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
    5fa0:			; <UNDEFINED> instruction: 0x4604447b
    5fa4:	strcs	fp, [r0, #-131]	; 0xffffff7d
    5fa8:	stmib	r0, {r3, r8, r9, ip, sp}^
    5fac:	strmi	r3, [r8], -r0, lsl #10
    5fb0:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    5fb4:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
    5fb8:	stmib	r4, {r0, r1, r3, r8, sl, ip, lr}^
    5fbc:	stmib	r4, {r0, r2, r3, r8, sl, ip, lr}^
    5fc0:	tstls	r1, pc, lsl #10
    5fc4:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    5fc8:			; <UNDEFINED> instruction: 0xf7fc3001
    5fcc:	stmdbls	r1, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    5fd0:			; <UNDEFINED> instruction: 0xf7fc6160
    5fd4:	andcs	lr, r0, #108, 28	; 0x6c0
    5fd8:	strtmi	r2, [r0], -r0, lsl #6
    5fdc:	adcvs	r6, r5, #1073741865	; 0x40000029
    5fe0:	movwcs	lr, #35268	; 0x89c4
    5fe4:	ldclt	0, cr11, [r0, #-12]!
    5fe8:	andeq	r9, r1, ip, lsl #26
    5fec:	strlt	r2, [r8, #-2409]	; 0xfffff697
    5ff0:	andsle	r4, sp, r3, lsl #12
    5ff4:	ldmdbcs	r0, {r0, r2, r3, fp, ip, lr, pc}^
    5ff8:	stmdbcs	r3!, {r0, r1, r2, r4, ip, lr, pc}^
    5ffc:	blvc	3c1680 <_ZdlPv@@Base+0x3b80e4>
    6000:	ldfd	f5, [r3, #44]	; 0x2c
    6004:	andcs	r5, r1, r0, lsl #22
    6008:	blvs	201a24 <_ZdlPv@@Base+0x1f8488>
    600c:	blvs	41620 <_ZdlPv@@Base+0x38084>
    6010:	ldmdbcs	r0!, {r3, r8, sl, fp, ip, sp, pc}^
    6014:	blvc	2c1698 <_ZdlPv@@Base+0x2b80fc>
    6018:	stmdbmi	fp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    601c:	andsne	pc, pc, r0, asr #4
    6020:			; <UNDEFINED> instruction: 0xf7ff4479
    6024:	andcs	pc, r0, sp, asr #18
    6028:	cdp	13, 11, cr11, cr1, cr8, {0}
    602c:	strb	r7, [r8, r8, lsl #22]!
    6030:	blvc	41b14 <_ZdlPv@@Base+0x38578>
    6034:	svclt	0x0000e7e5
    6038:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
    603c:	andmi	r5, r4, fp, ror #3
    6040:	andeq	r0, r0, r0
    6044:	subsmi	r0, r2, r0
    6048:	strdeq	r6, [r0], -r8
    604c:			; <UNDEFINED> instruction: 0x460db5f8
    6050:	strmi	r6, [r4], -lr, lsl #16
    6054:	mcrcs	15, 0, r4, cr0, cr1, {0}
    6058:	blle	5d725c <_ZdlPv@@Base+0x5cdcc0>
    605c:	adcsmi	r6, r3, #35840	; 0x8c00
    6060:	bvs	ff8fd478 <_ZdlPv@@Base+0xff8f3edc>
    6064:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    6068:	ble	350c70 <_ZdlPv@@Base+0x3476d4>
    606c:	ldmpl	fp!, {r2, r3, r8, r9, fp, lr}^
    6070:	stmdblt	r0, {r3, r4, fp, sp, lr}
    6074:			; <UNDEFINED> instruction: 0x4628bdf8
    6078:			; <UNDEFINED> instruction: 0xff16f7ff
    607c:	ble	d0084 <_ZdlPv@@Base+0xc6ae8>
    6080:	bicmi	r6, r0, #104, 16	; 0x680000
    6084:	ldcllt	15, cr0, [r8, #768]!	; 0x300
    6088:	ldcllt	0, cr2, [r8, #4]!
    608c:	vst2.8	{d20,d22}, [pc], r5
    6090:	ldrbtmi	r7, [r9], #-153	; 0xffffff67
    6094:			; <UNDEFINED> instruction: 0xf914f7ff
    6098:	svclt	0x0000e7e0
    609c:	ldrdeq	r9, [r1], -r8
    60a0:	andeq	r0, r0, ip, lsl r1
    60a4:	andeq	r6, r0, r6, lsl #15
    60a8:	ldrbmi	r6, [r0, -r0, lsl #18]!
    60ac:			; <UNDEFINED> instruction: 0x4614b538
    60b0:	rsbmi	pc, r0, #111	; 0x6f
    60b4:			; <UNDEFINED> instruction: 0x46054294
    60b8:	subvs	r6, r1, r3
    60bc:	adceq	fp, r0, r4, lsr pc
    60c0:	rscscc	pc, pc, pc, asr #32
    60c4:	stcl	7, cr15, [ip, #1008]	; 0x3f0
    60c8:	strmi	r2, [r3], -r0, lsl #24
    60cc:	stcle	0, cr6, [r7, #-672]	; 0xfffffd60
    60d0:	addeq	lr, r4, #0, 22
    60d4:	mvnscc	pc, pc, asr #32
    60d8:	blne	1441ec <_ZdlPv@@Base+0x13ac50>
    60dc:			; <UNDEFINED> instruction: 0xd1fb4293
    60e0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    60e4:			; <UNDEFINED> instruction: 0x4604b510
    60e8:	smlabblt	r8, r0, r8, r6
    60ec:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    60f0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    60f4:	mvnsmi	lr, sp, lsr #18
    60f8:	stmdavs	sp, {r2, r9, sl, lr}
    60fc:	svcmi	0x00184616
    6100:	ldrbtmi	r2, [pc], #-3328	; 6108 <__printf_chk@plt+0x3228>
    6104:	blvs	8fcd84 <_ZdlPv@@Base+0x8f37e8>
    6108:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    610c:			; <UNDEFINED> instruction: 0xf8536ae3
    6110:	stmdbcs	r0, {r0, r2, r5, ip}
    6114:	blvs	183cd58 <_ZdlPv@@Base+0x18337bc>
    6118:	bmi	48f5b0 <_ZdlPv@@Base+0x486014>
    611c:	blx	160bb2 <_ZdlPv@@Base+0x157616>
    6120:	ldmpl	sl!, {r0, r8}
    6124:	stmiavs	r8, {r1, r4, fp, sp, lr}^
    6128:	addsmi	fp, r6, #2539520	; 0x26c000
    612c:	ldrtmi	sp, [r1], -r8
    6130:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6134:	blmi	33f534 <_ZdlPv@@Base+0x335f98>
    6138:	ldmpl	fp!, {sp}^
    613c:	cmnlt	r3, fp, lsl r8
    6140:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6144:	vst2.8	{d20,d22}, [pc], r9
    6148:	ldrbtmi	r7, [r9], #-200	; 0xffffff38
    614c:			; <UNDEFINED> instruction: 0xf8b8f7ff
    6150:			; <UNDEFINED> instruction: 0x4631e7d9
    6154:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6158:			; <UNDEFINED> instruction: 0xf7fce560
    615c:	svclt	0x0000ed88
    6160:	andeq	r9, r1, lr, lsr #26
    6164:	andeq	r0, r0, r0, lsr #2
    6168:	andeq	r0, r0, ip, lsl r1
    616c:	andeq	r6, r0, lr, asr #13
    6170:			; <UNDEFINED> instruction: 0x4604b510
    6174:	blhi	c1630 <_ZdlPv@@Base+0xb8094>
    6178:	bcc	4419a0 <_ZdlPv@@Base+0x438404>
    617c:			; <UNDEFINED> instruction: 0xffbaf7ff
    6180:	bleq	2417d8 <_ZdlPv@@Base+0x23823c>
    6184:	blvc	ff241c6c <_ZdlPv@@Base+0xff2386d0>
    6188:	blvs	38180c <_ZdlPv@@Base+0x378270>
    618c:	blvc	41a70 <_ZdlPv@@Base+0x384d4>
    6190:	bleq	381814 <_ZdlPv@@Base+0x378278>
    6194:	blvc	1c1a38 <_ZdlPv@@Base+0x1b849c>
    6198:	beq	4419c0 <_ZdlPv@@Base+0x438424>
    619c:	blhi	ff241c84 <_ZdlPv@@Base+0xff2386e8>
    61a0:	bleq	41bc4 <_ZdlPv@@Base+0x38628>
    61a4:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    61a8:	blvc	41c88 <_ZdlPv@@Base+0x386ec>
    61ac:	blvc	419d4 <_ZdlPv@@Base+0x38438>
    61b0:	blhi	c14ac <_ZdlPv@@Base+0xb7f10>
    61b4:	blvc	ff201db0 <_ZdlPv@@Base+0xff1f8814>
    61b8:	beq	fe441a1c <_ZdlPv@@Base+0xfe438480>
    61bc:	svclt	0x0000bd10
    61c0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    61c4:	strdmi	r2, [r9], -fp
    61c8:	andeq	r0, r0, r0
    61cc:	rsbmi	r8, r6, r0
    61d0:	mvnsmi	lr, sp, lsr #18
    61d4:	stmdavs	sp, {r2, r9, sl, lr}
    61d8:	svcmi	0x00184616
    61dc:	ldrbtmi	r2, [pc], #-3328	; 61e4 <__printf_chk@plt+0x3304>
    61e0:	blvs	8fce60 <_ZdlPv@@Base+0x8f38c4>
    61e4:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    61e8:			; <UNDEFINED> instruction: 0xf8536ae3
    61ec:	stmdbcs	r0, {r0, r2, r5, ip}
    61f0:	blvs	183ce34 <_ZdlPv@@Base+0x1833898>
    61f4:	bmi	48f68c <_ZdlPv@@Base+0x4860f0>
    61f8:	blx	160c8e <_ZdlPv@@Base+0x1576f2>
    61fc:	ldmpl	sl!, {r0, r8}
    6200:	stmdbvs	r8, {r1, r4, fp, sp, lr}
    6204:	addsmi	fp, r6, #2539520	; 0x26c000
    6208:	ldrtmi	sp, [r1], -r8
    620c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6210:	blmi	33f458 <_ZdlPv@@Base+0x335ebc>
    6214:	ldmpl	fp!, {sp}^
    6218:	cmnlt	r3, fp, lsl r8
    621c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6220:	vmla.i8	d20, d0, d9
    6224:	ldrbtmi	r1, [r9], #-159	; 0xffffff61
    6228:			; <UNDEFINED> instruction: 0xf84af7ff
    622c:			; <UNDEFINED> instruction: 0x4631e7d9
    6230:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6234:			; <UNDEFINED> instruction: 0xf7fce4f2
    6238:	svclt	0x0000ed1a
    623c:	andeq	r9, r1, r2, asr ip
    6240:	andeq	r0, r0, r0, lsr #2
    6244:	andeq	r0, r0, ip, lsl r1
    6248:	strdeq	r6, [r0], -r2
    624c:	mvnsmi	lr, sp, lsr #18
    6250:	stmdavs	sp, {r2, r9, sl, lr}
    6254:	svcmi	0x00184616
    6258:	ldrbtmi	r2, [pc], #-3328	; 6260 <__printf_chk@plt+0x3380>
    625c:	blvs	8fcedc <_ZdlPv@@Base+0x8f3940>
    6260:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    6264:			; <UNDEFINED> instruction: 0xf8536ae3
    6268:	stmdbcs	r0, {r0, r2, r5, ip}
    626c:	blvs	183ceb0 <_ZdlPv@@Base+0x1833914>
    6270:	bmi	48f708 <_ZdlPv@@Base+0x48616c>
    6274:	blx	160d0a <_ZdlPv@@Base+0x15776e>
    6278:	ldmpl	sl!, {r0, r8}
    627c:	stmibvs	r8, {r1, r4, fp, sp, lr}
    6280:	addsmi	fp, r6, #2539520	; 0x26c000
    6284:	ldrtmi	sp, [r1], -r8
    6288:	ldrhmi	lr, [r0, #141]!	; 0x8d
    628c:	blmi	33f3dc <_ZdlPv@@Base+0x335e40>
    6290:	ldmpl	fp!, {sp}^
    6294:	cmnlt	r3, fp, lsl r8
    6298:	ldrhhi	lr, [r0, #141]!	; 0x8d
    629c:	vst2.8	{d20,d22}, [pc], r9
    62a0:	ldrbtmi	r7, [r9], #-215	; 0xffffff29
    62a4:			; <UNDEFINED> instruction: 0xf80cf7ff
    62a8:			; <UNDEFINED> instruction: 0x4631e7d9
    62ac:	ldrhmi	lr, [r0, #141]!	; 0x8d
    62b0:			; <UNDEFINED> instruction: 0xf7fce4b4
    62b4:	svclt	0x0000ecdc
    62b8:	ldrdeq	r9, [r1], -r6
    62bc:	andeq	r0, r0, r0, lsr #2
    62c0:	andeq	r0, r0, ip, lsl r1
    62c4:	andeq	r6, r0, r6, ror r5
    62c8:	mvnsmi	lr, sp, lsr #18
    62cc:	stmdavs	sp, {r2, r9, sl, lr}
    62d0:	svcmi	0x00184616
    62d4:	ldrbtmi	r2, [pc], #-3328	; 62dc <__printf_chk@plt+0x33fc>
    62d8:	blvs	8fcf58 <_ZdlPv@@Base+0x8f39bc>
    62dc:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    62e0:			; <UNDEFINED> instruction: 0xf8536ae3
    62e4:	stmdbcs	r0, {r0, r2, r5, ip}
    62e8:	blvs	183cf2c <_ZdlPv@@Base+0x1833990>
    62ec:	bmi	48f784 <_ZdlPv@@Base+0x4861e8>
    62f0:	blx	160d86 <_ZdlPv@@Base+0x1577ea>
    62f4:	ldmpl	sl!, {r0, r8}
    62f8:	stmdbvs	r8, {r1, r4, fp, sp, lr}^
    62fc:	addsmi	fp, r6, #2539520	; 0x26c000
    6300:	ldrtmi	sp, [r1], -r8
    6304:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6308:	blmi	33f360 <_ZdlPv@@Base+0x335dc4>
    630c:	ldmpl	fp!, {sp}^
    6310:	cmnlt	r3, fp, lsl r8
    6314:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6318:	vmla.i8	d20, d0, d9
    631c:	ldrbtmi	r1, [r9], #-189	; 0xffffff43
    6320:			; <UNDEFINED> instruction: 0xffcef7fe
    6324:			; <UNDEFINED> instruction: 0x4631e7d9
    6328:	ldrhmi	lr, [r0, #141]!	; 0x8d
    632c:			; <UNDEFINED> instruction: 0xf7fce476
    6330:	svclt	0x0000ec9e
    6334:	andeq	r9, r1, sl, asr fp
    6338:	andeq	r0, r0, r0, lsr #2
    633c:	andeq	r0, r0, ip, lsl r1
    6340:	strdeq	r6, [r0], -sl
    6344:	mvnsmi	lr, sp, lsr #18
    6348:	stmdavs	sp, {r2, r9, sl, lr}
    634c:	svcmi	0x00184616
    6350:	ldrbtmi	r2, [pc], #-3328	; 6358 <__printf_chk@plt+0x3478>
    6354:	blvs	8fcfd8 <_ZdlPv@@Base+0x8f3a3c>
    6358:	lfmle	f4, 4, [r5, #-684]	; 0xfffffd54
    635c:			; <UNDEFINED> instruction: 0xf8536ae3
    6360:	stmdbcs	r0, {r0, r2, r5, ip}
    6364:	blvs	183cfac <_ZdlPv@@Base+0x1833a10>
    6368:	bmi	48f800 <_ZdlPv@@Base+0x486264>
    636c:	blx	160e02 <_ZdlPv@@Base+0x157866>
    6370:	ldmpl	sl!, {r0, r8}
    6374:	stmibvs	r8, {r1, r4, fp, sp, lr}^
    6378:	addsmi	fp, r6, #2670592	; 0x28c000
    637c:	ldrtmi	sp, [r1], -r9
    6380:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6384:	bllt	ff5c4388 <_ZdlPv@@Base+0xff5badec>
    6388:	andcs	r4, r0, fp, lsl #22
    638c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6390:	pop	{r0, r1, r5, r6, r8, ip, sp, pc}
    6394:	stmdbmi	r9, {r4, r5, r6, r7, r8, pc}
    6398:	rscvc	pc, r6, pc, asr #8
    639c:			; <UNDEFINED> instruction: 0xf7fe4479
    63a0:	ldrb	pc, [r8, pc, lsl #31]	; <UNPREDICTABLE>
    63a4:	pop	{r0, r4, r5, r9, sl, lr}
    63a8:	ldrt	r4, [r7], #-496	; 0xfffffe10
    63ac:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    63b0:	ldrdeq	r9, [r1], -lr
    63b4:	andeq	r0, r0, r0, lsr #2
    63b8:	andeq	r0, r0, ip, lsl r1
    63bc:	andeq	r6, r0, ip, ror r4
    63c0:	mcrne	5, 0, fp, cr12, cr8, {1}
    63c4:	blle	157be0 <_ZdlPv@@Base+0x14e644>
    63c8:	svcvc	0x007af5b4
    63cc:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    63d0:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    63d4:	vst2.8	{d20,d22}, [pc], r3
    63d8:	ldrbtmi	r7, [r9], #-237	; 0xffffff13
    63dc:			; <UNDEFINED> instruction: 0xff70f7fe
    63e0:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    63e4:	andeq	r6, r0, lr, lsr r4
    63e8:	ldrbmi	r6, [r0, -r0, lsl #21]!
    63ec:	ldrtlt	r4, [r0], #-2568	; 0xfffff5f8
    63f0:	cfstrsmi	mvf4, [r8], {122}	; 0x7a
    63f4:	stmiavs	r0, {r0, r1, r7, r9, fp, sp, lr}^
    63f8:	ldmdavs	r2, {r1, r4, r8, fp, ip, lr}
    63fc:	addsmi	fp, r1, #835584	; 0xcc000
    6400:	ldfltd	f5, [r0], #-4
    6404:	ldclt	7, cr4, [r0], #-448	; 0xfffffe40
    6408:	bllt	fe54440c <_ZdlPv@@Base+0xfe53ae70>
    640c:	str	fp, [r5], #-3120	; 0xfffff3d0
    6410:	andeq	r9, r1, r0, asr #20
    6414:	andeq	r0, r0, r0, lsr #2
    6418:	cfstrsls	mvf11, [r2, #-192]	; 0xffffff40
    641c:	andne	lr, r0, #192, 18	; 0x300000
    6420:	strcc	lr, [r2, #-2496]	; 0xfffff640
    6424:			; <UNDEFINED> instruction: 0x4770bc30
    6428:	svcmi	0x00f8e92d
    642c:			; <UNDEFINED> instruction: 0xf8d0468a
    6430:	ldrmi	r8, [r1], r8
    6434:			; <UNDEFINED> instruction: 0xf1b8461f
    6438:	eorle	r0, r3, r0, lsl #30
    643c:	ldrdcc	pc, [r0], -sl
    6440:	rsbvs	pc, r1, #68, 12	; 0x4400000
    6444:	ldrdmi	pc, [r0], -r9
    6448:	subcs	pc, sl, #200, 4	; 0x8000000c
    644c:	mvnsne	pc, r0, asr #4
    6450:	bl	10e498 <_ZdlPv@@Base+0x104efc>
    6454:	blx	fe08f26a <_ZdlPv@@Base+0xfe085cce>
    6458:	ldrbne	r4, [ip, r3, lsl #4]
    645c:	bl	ff1174cc <_ZdlPv@@Base+0xff10df30>
    6460:	blx	4f4f2 <_ZdlPv@@Base+0x45f56>
    6464:	cfstrscs	mvf3, [r0], {20}
    6468:	rsbmi	fp, r4, #184, 30	; 0x2e0
    646c:			; <UNDEFINED> instruction: 0xf872f003
    6470:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    6474:	stmdbge	r0, {r6, r7, r8, fp, sp, lr, pc}
    6478:	movwvc	lr, #10688	; 0x29c0
    647c:	eoreq	pc, r4, r8, asr #16
    6480:	svchi	0x00f8e8bd
    6484:	vmax.s8	d20, d16, d3
    6488:			; <UNDEFINED> instruction: 0xf7fc70dc
    648c:	strcs	lr, [r0, #-3050]	; 0xfffff416
    6490:			; <UNDEFINED> instruction: 0xf5001f04
    6494:			; <UNDEFINED> instruction: 0x468066fb
    6498:	andeq	pc, r8, fp, asr #17
    649c:	svcpl	0x0004f844
    64a0:	mvnsle	r4, r6, lsr #5
    64a4:	svclt	0x0000e7ca
    64a8:	stmvs	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    64ac:	ldrbtmi	r4, [pc], #-3868	; 64b4 <__printf_chk@plt+0x35d4>
    64b0:	stmdavs	sp, {r2, r4, r5, r6, r8, r9, ip, sp, pc}
    64b4:	ldmdavs	r3, {r1, r2, r3, r4, r9, sl, lr}
    64b8:	stclvs	6, cr15, [r1], #-272	; 0xfffffef0
    64bc:	sfmcs	f7, 3, [sl], {200}	; 0xc8
    64c0:	cdpne	2, 15, cr15, cr7, cr0, {2}
    64c4:	orrcs	lr, r5, #3072	; 0xc00
    64c8:			; <UNDEFINED> instruction: 0x5c03fb8c
    64cc:	ldrmi	r1, [ip], #2013	; 0x7dd
    64d0:	strcs	lr, [ip, #-3013]!	; 0xfffff43b
    64d4:	ldrcc	pc, [r5, #-2830]	; 0xfffff4f2
    64d8:	svclt	0x00b82d00
    64dc:			; <UNDEFINED> instruction: 0xf854426d
    64e0:	ldmdblt	r4, {r0, r2, r5, lr}
    64e4:	stmiavs	r4!, {r2, r4, sp, lr, pc}^
    64e8:	stmdavs	r5!, {r2, r4, r7, r8, ip, sp, pc}
    64ec:	mvnsle	r4, sp, lsl #5
    64f0:	addsmi	r6, r5, #6619136	; 0x650000
    64f4:	bmi	2facd8 <_ZdlPv@@Base+0x2f173c>
    64f8:	stmiavs	r0!, {r0, r1, r7, r9, fp, sp, lr}
    64fc:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    6500:	adcsmi	fp, r2, #1097728	; 0x10c000
    6504:	ldrtmi	sp, [r1], -r5
    6508:	ldrhtmi	lr, [r0], #141	; 0x8d
    650c:	bllt	4c4510 <_ZdlPv@@Base+0x4baf74>
    6510:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    6514:	pop	{r0, r4, r5, r9, sl, lr}
    6518:			; <UNDEFINED> instruction: 0xf7ff40f0
    651c:	svclt	0x0000bb7f
    6520:	andeq	r9, r1, r2, lsl #19
    6524:	andeq	r0, r0, r0, lsr #2
    6528:	andmi	r6, r8, r0, asr #16
    652c:	svclt	0x00004770
    6530:			; <UNDEFINED> instruction: 0x4604b570
    6534:	cdpmi	8, 1, cr6, cr0, cr13, {0}
    6538:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
    653c:	blvs	8fd198 <_ZdlPv@@Base+0x8f3bfc>
    6540:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
    6544:			; <UNDEFINED> instruction: 0xf8536ae3
    6548:	blcs	125e4 <_ZdlPv@@Base+0x9048>
    654c:	eorcs	sp, r4, #5120	; 0x1400
    6550:	blx	a12de <_ZdlPv@@Base+0x97d42>
    6554:	stclpl	3, cr15, [r8], {3}
    6558:	blmi	235b20 <_ZdlPv@@Base+0x22c584>
    655c:	ldmpl	r3!, {sp}^
    6560:	blcs	205d4 <_ZdlPv@@Base+0x17038>
    6564:			; <UNDEFINED> instruction: 0xf7fcd1f8
    6568:	stmdbmi	r5, {r1, r7, r8, r9, fp, sp, lr, pc}
    656c:	andscs	pc, r5, r0, asr #4
    6570:			; <UNDEFINED> instruction: 0xf7fe4479
    6574:	strb	pc, [r2, r5, lsr #29]!	; <UNPREDICTABLE>
    6578:	strdeq	r9, [r1], -r6
    657c:	andeq	r0, r0, ip, lsl r1
    6580:	andeq	r6, r0, r8, lsr #5
    6584:			; <UNDEFINED> instruction: 0x460cb5f8
    6588:	strmi	r6, [r5], -lr, lsl #16
    658c:	mcrcs	15, 0, r4, cr0, cr3, {0}
    6590:	blle	717794 <_ZdlPv@@Base+0x70e1f8>
    6594:	adcsmi	r6, r3, #44032	; 0xac00
    6598:	bvs	ffafd9b0 <_ZdlPv@@Base+0xffaf4414>
    659c:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    65a0:	ble	3911a8 <_ZdlPv@@Base+0x387c0c>
    65a4:	ldmpl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
    65a8:	cmplt	r3, fp, lsl r8
    65ac:			; <UNDEFINED> instruction: 0xf7ff4620
    65b0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    65b4:			; <UNDEFINED> instruction: 0xbdf8db00
    65b8:	stmdacs	r0, {r5, r6, fp, sp, lr}
    65bc:			; <UNDEFINED> instruction: 0xf7fcdafb
    65c0:	blvs	1ac1320 <_ZdlPv@@Base+0x1ab7d84>
    65c4:	blx	4ea5e <_ZdlPv@@Base+0x454c2>
    65c8:	ldmdavs	r8, {r0, r1, r8, r9, sp}^
    65cc:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    65d0:	andvc	pc, r9, pc, asr #8
    65d4:			; <UNDEFINED> instruction: 0xf7fe4479
    65d8:			; <UNDEFINED> instruction: 0xe7dbfe73
    65dc:	andeq	r9, r1, r0, lsr #17
    65e0:	andeq	r0, r0, ip, lsl r1
    65e4:	andeq	r6, r0, r4, asr #4
    65e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    65ec:			; <UNDEFINED> instruction: 0xf8d14688
    65f0:	addlt	sl, r2, r0
    65f4:	ldrdls	pc, [r0, #143]	; 0x8f
    65f8:			; <UNDEFINED> instruction: 0xf1ba4606
    65fc:	ldrmi	r0, [r7], -r0, lsl #30
    6600:			; <UNDEFINED> instruction: 0xf2c044f9
    6604:	bvs	fed26844 <_ZdlPv@@Base+0xfed1d2a8>
    6608:			; <UNDEFINED> instruction: 0xb1ac463d
    660c:	andvs	pc, fp, pc, asr #12
    6610:			; <UNDEFINED> instruction: 0xf6c74621
    6614:			; <UNDEFINED> instruction: 0xf7fc70ff
    6618:	adcsmi	lr, r8, #156, 22	; 0x27000
    661c:	blx	1fd3ce <_ZdlPv@@Base+0x1f3e32>
    6620:			; <UNDEFINED> instruction: 0xf644f404
    6624:	vshl.s64	<illegal reg q10.5>, <illegal reg q1.5>, #1
    6628:			; <UNDEFINED> instruction: 0xf5040562
    662c:	blx	fe163a1e <_ZdlPv@@Base+0xfe15a482>
    6630:	strbne	r3, [r4, r4, lsl #10]!
    6634:	strne	lr, [r5, #3012]!	; 0xbc4
    6638:	ldrbmi	r6, [r3, #-2867]	; 0xfffff4cd
    663c:	bvs	ffcfdb10 <_ZdlPv@@Base+0xffcf4574>
    6640:	eorge	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    6644:	svceq	0x0000f1ba
    6648:	blmi	173d304 <_ZdlPv@@Base+0x1733d68>
    664c:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6650:	ldrdcc	pc, [r0], -r8
    6654:	rsbsle	r4, r1, fp, lsr #5
    6658:			; <UNDEFINED> instruction: 0xf8594b59
    665c:	ldmdavs	fp, {r0, r1, ip, sp}
    6660:	cmnle	fp, r0, lsl #22
    6664:	stccs	12, cr6, [r0], {52}	; 0x34
    6668:	addhi	pc, r8, r0
    666c:	adcmi	r6, fp, #6488064	; 0x630000
    6670:	ands	sp, r0, r3, lsl #2
    6674:	adcmi	r6, fp, #6488064	; 0x630000
    6678:	strtmi	sp, [r2], -r9, rrx
    667c:	stccs	8, cr6, [r0], {36}	; 0x24
    6680:	strdcs	sp, [ip], -r8
    6684:			; <UNDEFINED> instruction: 0xff66f002
    6688:	movwcs	lr, #63958	; 0xf9d6
    668c:	strmi	r4, [r4], -r9, lsr #12
    6690:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    6694:	stmiavs	r4!, {r2, r4, r5, sl, sp, lr}
    6698:	eoreq	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    669c:	blle	17106a4 <_ZdlPv@@Base+0x1707108>
    66a0:	pop	{r1, ip, sp, pc}
    66a4:	blmi	11e866c <_ZdlPv@@Base+0x11df0d0>
    66a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    66ac:	blcs	20720 <_ZdlPv@@Base+0x17184>
    66b0:			; <UNDEFINED> instruction: 0x4641d078
    66b4:			; <UNDEFINED> instruction: 0xf7ff4630
    66b8:			; <UNDEFINED> instruction: 0xf7fcff65
    66bc:	stmdacs	r1, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    66c0:	tstcs	r8, #808	; 0x328
    66c4:	cmpmi	r8, #24
    66c8:			; <UNDEFINED> instruction: 0xf8594b3c
    66cc:	ldmdavs	sl, {r0, r1, ip, sp}
    66d0:	rscle	r4, r5, sl, lsr #5
    66d4:			; <UNDEFINED> instruction: 0xf8594b3a
    66d8:	ldmdavs	fp, {r0, r1, ip, sp}
    66dc:	bicsle	r2, pc, r0, lsl #22
    66e0:	bllt	ae11b4 <_ZdlPv@@Base+0xad7c18>
    66e4:	ldrhle	r4, [fp], #42	; 0x2a
    66e8:	andlt	r4, r2, r9, lsr r6
    66ec:			; <UNDEFINED> instruction: 0x47f0e8bd
    66f0:	blt	8446f4 <_ZdlPv@@Base+0x83b158>
    66f4:	bmi	fe441f18 <_ZdlPv@@Base+0xfe43897c>
    66f8:	bvc	fe441f18 <_ZdlPv@@Base+0xfe43897c>
    66fc:	blvc	ffa021e4 <_ZdlPv@@Base+0xff9f8c48>
    6700:	blmi	b01d84 <_ZdlPv@@Base+0xaf87e8>
    6704:	blvs	ff9c21ec <_ZdlPv@@Base+0xff9b8c50>
    6708:	blvc	201fa8 <_ZdlPv@@Base+0x1f8a0c>
    670c:	blpl	421ec <_ZdlPv@@Base+0x38c50>
    6710:	blvs	142134 <_ZdlPv@@Base+0x138b98>
    6714:	blvs	181ff4 <_ZdlPv@@Base+0x178a58>
    6718:	blvc	ff1c2314 <_ZdlPv@@Base+0xff1b8d78>
    671c:	bpl	fe441f80 <_ZdlPv@@Base+0xfe4389e4>
    6720:	stmdbmi	r9!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    6724:	adcvc	pc, ip, pc, asr #8
    6728:			; <UNDEFINED> instruction: 0xf7fe4479
    672c:	strb	pc, [sl, -r9, asr #27]!	; <UNPREDICTABLE>
    6730:	andlt	r4, r2, r9, lsr r6
    6734:			; <UNDEFINED> instruction: 0x47f0e8bd
    6738:	blt	1c4473c <_ZdlPv@@Base+0x1c3b1a0>
    673c:			; <UNDEFINED> instruction: 0x23246b72
    6740:	bcs	2c5354 <_ZdlPv@@Base+0x2bbdb8>
    6744:	ldrdeq	pc, [r8], -sl
    6748:	pop	{r1, ip, sp, pc}
    674c:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6750:	ldcvs	0, cr6, [r3], #-76	; 0xffffffb4
    6754:	ldrtvs	r6, [r4], #-35	; 0xffffffdd
    6758:	blvs	1c405d4 <_ZdlPv@@Base+0x1c37038>
    675c:	bvs	feccebf4 <_ZdlPv@@Base+0xfecc5658>
    6760:	ldrdcs	pc, [r0], -r8
    6764:	tsteq	sl, r1, lsl #22	; <UNPREDICTABLE>
    6768:	ldmiblt	r3, {r3, r7, fp, sp, lr}
    676c:	mulle	r2, r7, r2
    6770:			; <UNDEFINED> instruction: 0xf7ff4639
    6774:			; <UNDEFINED> instruction: 0xf844f9df
    6778:	ldr	r0, [r1, sl, lsr #32]
    677c:	movwls	r2, #4108	; 0x100c
    6780:	cdp2	0, 14, cr15, cr8, cr2, {0}
    6784:	blvs	ffcad390 <_ZdlPv@@Base+0xffca3df4>
    6788:	strmi	r4, [r4], -r9, lsr #12
    678c:	stc2	7, cr15, [lr], {255}	; 0xff
    6790:	ldrtmi	lr, [r9], -r0, lsl #15
    6794:	blx	10c4798 <_ZdlPv@@Base+0x10bb1fc>
    6798:	strtmi	lr, [r0], -sp, ror #15
    679c:	cdp2	0, 15, cr15, cr14, cr2, {0}
    67a0:	b	fe5c4798 <_ZdlPv@@Base+0xfe5bb1fc>
    67a4:	b	18c479c <_ZdlPv@@Base+0x18bb200>
    67a8:	svclt	0x0000e7f7
    67ac:	andhi	pc, r0, pc, lsr #7
    67b0:	andeq	r0, r0, r0
    67b4:	addmi	r4, pc, r0
    67b8:	andeq	r9, r1, r0, lsr r8
    67bc:	andeq	r0, r0, r0, lsr #2
    67c0:	andeq	r0, r0, r4, lsr r1
    67c4:	andeq	r0, r0, ip, lsl r1
    67c8:	strdeq	r6, [r0], -r0
    67cc:	ldrbmi	r6, [r0, -r0, asr #18]!
    67d0:	ldrbmi	r6, [r0, -r0, lsl #19]!
    67d4:			; <UNDEFINED> instruction: 0x4604b570
    67d8:	cdpmi	8, 1, cr6, cr0, cr13, {0}
    67dc:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
    67e0:	blvs	8fd43c <_ZdlPv@@Base+0x8f3ea0>
    67e4:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
    67e8:			; <UNDEFINED> instruction: 0xf8536ae3
    67ec:	blcs	12888 <_ZdlPv@@Base+0x92ec>
    67f0:	blvs	18bd40c <_ZdlPv@@Base+0x18b3e70>
    67f4:	blx	4ec8e <_ZdlPv@@Base+0x456f2>
    67f8:	bvs	60f40c <_ZdlPv@@Base+0x605e70>
    67fc:	blmi	235dc4 <_ZdlPv@@Base+0x22c828>
    6800:	ldmpl	r3!, {sp}^
    6804:	blcs	20878 <_ZdlPv@@Base+0x172dc>
    6808:			; <UNDEFINED> instruction: 0xf7fcd1f8
    680c:	stmdbmi	r5, {r4, r5, r9, fp, sp, lr, pc}
    6810:	subcs	pc, r5, r0, asr #4
    6814:			; <UNDEFINED> instruction: 0xf7fe4479
    6818:	ubfx	pc, r3, #26, #3
    681c:	andeq	r9, r1, r2, asr r6
    6820:	andeq	r0, r0, ip, lsl r1
    6824:	andeq	r6, r0, r4
    6828:	bmi	d9438 <_ZdlPv@@Base+0xcfe9c>
    682c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6830:			; <UNDEFINED> instruction: 0x47706818
    6834:	andeq	r9, r1, r4, lsl #12
    6838:	andeq	r0, r0, r4, asr #2
    683c:	mvnsmi	lr, sp, lsr #18
    6840:	blvs	1d805c <_ZdlPv@@Base+0x1ceac0>
    6844:	ldmdbcs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    6848:	ldrdcs	fp, [r0, ip]
    684c:	stclle	3, cr6, [r5, #-4]
    6850:			; <UNDEFINED> instruction: 0xf06f310a
    6854:	addsmi	r4, r9, #96, 6	; 0x80000001
    6858:	svclt	0x00a86301
    685c:	rscscc	pc, pc, pc, asr #32
    6860:			; <UNDEFINED> instruction: 0xf7fcdb3c
    6864:	blvs	ac1064 <_ZdlPv@@Base+0xab7ac8>
    6868:	rscvs	r2, r8, #0, 20
    686c:	bl	3dc90 <_ZdlPv@@Base+0x346f4>
    6870:			; <UNDEFINED> instruction: 0xf04f0382
    6874:			; <UNDEFINED> instruction: 0xf84032ff
    6878:	addsmi	r2, r8, #4, 22	; 0x1000
    687c:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    6880:	bl	fec67048 <_ZdlPv@@Base+0xfec5daac>
    6884:	b	13ca5a8 <_ZdlPv@@Base+0x13c100c>
    6888:	svclt	0x00a80047
    688c:	andeq	pc, sl, r1, lsl #2
    6890:	msrmi	SPSR_, #111	; 0x6f
    6894:			; <UNDEFINED> instruction: 0x63284298
    6898:	addeq	fp, r0, r8, lsr pc
    689c:	ldrdhi	pc, [ip], -r5	; <UNPREDICTABLE>
    68a0:			; <UNDEFINED> instruction: 0xf04fbf28
    68a4:	ldrshteq	r3, [ip], pc
    68a8:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68ac:	strbmi	r4, [r1], -r2, lsr #12
    68b0:	strmi	r6, [r6], -r8, ror #5
    68b4:	b	19c48ac <_ZdlPv@@Base+0x19bb310>
    68b8:	addmi	r6, r7, #40, 22	; 0xa000
    68bc:	ldmdbne	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    68c0:	addeq	lr, r0, r6, lsl #22
    68c4:	mvnscc	pc, #79	; 0x4f
    68c8:			; <UNDEFINED> instruction: 0xf842da03
    68cc:	addmi	r3, r2, #4, 22	; 0x1000
    68d0:			; <UNDEFINED> instruction: 0x4640d1fb
    68d4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    68d8:	blt	8448d0 <_ZdlPv@@Base+0x83b334>
    68dc:	strb	r0, [r0, r8, lsl #1]
    68e0:			; <UNDEFINED> instruction: 0x4604b570
    68e4:	bicslt	r6, r5, r5, asr #22
    68e8:			; <UNDEFINED> instruction: 0xf6436bc6
    68ec:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
    68f0:	rsbseq	r3, r0, lr, lsl #7
    68f4:	addsmi	r6, r8, #224, 6	; 0x80000003
    68f8:			; <UNDEFINED> instruction: 0x2324bf96
    68fc:	rscscc	pc, pc, pc, asr #32
    6900:			; <UNDEFINED> instruction: 0xf7fc4358
    6904:	eorcs	lr, r4, #2850816	; 0x2b8000
    6908:	vqdmulh.s<illegal width 8>	d15, d6, d2
    690c:	cmnvs	r0, #42991616	; 0x2900000
    6910:	b	e44908 <_ZdlPv@@Base+0xe3b36c>
    6914:	pop	{r3, r5, r9, sl, lr}
    6918:			; <UNDEFINED> instruction: 0xf7fc4070
    691c:	tstcs	r0, #4177920	; 0x3fc000
    6920:	andsvc	pc, r0, pc, asr #8
    6924:			; <UNDEFINED> instruction: 0xf7fc63e3
    6928:	cmnvs	r0, #156, 18	; 0x270000
    692c:	svclt	0x0000bd70
    6930:			; <UNDEFINED> instruction: 0x4605b5f8
    6934:	vmlane.f64	d22, d3, d0
    6938:	bvs	ffbbb9bc <_ZdlPv@@Base+0xffbb2420>
    693c:	addeq	lr, r0, #6144	; 0x1800
    6940:	blcc	7e94c <_ZdlPv@@Base+0x753b0>
    6944:			; <UNDEFINED> instruction: 0xf852d338
    6948:	stccs	13, cr4, [r0], {4}
    694c:	mrrcne	11, 15, sp, ip, cr9
    6950:	lfmle	f4, 4, [r2, #-640]	; 0xfffffd80
    6954:			; <UNDEFINED> instruction: 0xf06f00a7
    6958:	addmi	r4, r4, #96	; 0x60
    695c:	shasxmi	fp, r8, r4
    6960:	rscscc	pc, pc, pc, asr #32
    6964:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6968:			; <UNDEFINED> instruction: 0x4631463a
    696c:			; <UNDEFINED> instruction: 0xf7fc62e8
    6970:	ldrtmi	lr, [r0], -sl, lsl #20
    6974:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6978:	ldmib	r5, {r2, r3, r5, r8, r9, sp, lr}^
    697c:	addsmi	r0, r8, #939524096	; 0x38000000
    6980:			; <UNDEFINED> instruction: 0xf643da19
    6984:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
    6988:	addsmi	r3, r8, #939524098	; 0x38000002
    698c:	svclt	0x00966b6c
    6990:			; <UNDEFINED> instruction: 0xf04f2324
    6994:	cmpmi	r8, #255	; 0xff
    6998:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    699c:	eorcs	r6, r4, #175104	; 0x2ac00
    69a0:	blx	9822e <_ZdlPv@@Base+0x8ec92>
    69a4:	msrvs	SPSR_f, #805306368	; 0x30000000
    69a8:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69ac:			; <UNDEFINED> instruction: 0xf7fc4620
    69b0:	blvs	feb01098 <_ZdlPv@@Base+0xfeaf7afc>
    69b4:	ldcllt	3, cr6, [r8, #940]!	; 0x3ac
    69b8:	ldclle	8, cr2, [lr]
    69bc:	ldrtmi	r2, [ip], -r0, lsl #14
    69c0:			; <UNDEFINED> instruction: 0xe7cf4638
    69c4:			; <UNDEFINED> instruction: 0x4606b5f8
    69c8:	ldrmi	r6, [r5], -pc, lsl #16
    69cc:	blle	6125d4 <_ZdlPv@@Base+0x609038>
    69d0:	adcsmi	r6, fp, #52224	; 0xcc00
    69d4:	ldmib	r6, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    69d8:			; <UNDEFINED> instruction: 0xf103320e
    69dc:	ldrmi	r0, [r4, #3073]	; 0xc01
    69e0:	blvs	1c7d294 <_ZdlPv@@Base+0x1c73cf8>
    69e4:	bvs	ffc8fa7c <_ZdlPv@@Base+0xffc864e0>
    69e8:	strne	pc, [r3], #-2820	; 0xfffff4fc
    69ec:	eorcc	pc, r7, r2, asr #16
    69f0:			; <UNDEFINED> instruction: 0xf8c6cd0f
    69f4:	strgt	ip, [pc], #-56	; 69fc <__printf_chk@plt+0x3b1c>
    69f8:	strgt	ip, [pc], #-3343	; 6a00 <__printf_chk@plt+0x3b20>
    69fc:	eorvs	r6, r3, fp, lsr #16
    6a00:	ldmdbmi	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6a04:	addscs	pc, r6, r0, asr #4
    6a08:			; <UNDEFINED> instruction: 0xf7fe4479
    6a0c:	blvs	d05b78 <_ZdlPv@@Base+0xcfc5dc>
    6a10:	sfmle	f4, 2, [r0], #748	; 0x2ec
    6a14:			; <UNDEFINED> instruction: 0x46304639
    6a18:			; <UNDEFINED> instruction: 0xff10f7ff
    6a1c:	adcsmi	r6, fp, #52224	; 0xcc00
    6a20:	ldmdbmi	r0, {r0, r3, r4, r6, r7, sl, fp, ip, lr, pc}
    6a24:	addscs	pc, r9, r0, asr #4
    6a28:			; <UNDEFINED> instruction: 0xf7fe4479
    6a2c:	ldmib	r6, {r0, r3, r6, sl, fp, ip, sp, lr, pc}^
    6a30:			; <UNDEFINED> instruction: 0xf103320e
    6a34:	ldrmi	r0, [r4, #3073]	; 0xc01
    6a38:			; <UNDEFINED> instruction: 0x4630dbd3
    6a3c:			; <UNDEFINED> instruction: 0xff50f7ff
    6a40:	andcc	lr, lr, #3506176	; 0x358000
    6a44:	stfeqd	f7, [r1], {3}
    6a48:	blle	ff2980a0 <_ZdlPv@@Base+0xff28eb04>
    6a4c:	vst2.8	{d20,d22}, [pc], r6
    6a50:	ldrbtmi	r7, [r9], #-39	; 0xffffffd9
    6a54:	ldc2	7, cr15, [r4], #-1016	; 0xfffffc08
    6a58:			; <UNDEFINED> instruction: 0xf1036bb3
    6a5c:	strb	r0, [r0, r1, lsl #24]
    6a60:	andeq	r5, r0, r0, lsl lr
    6a64:	strdeq	r5, [r0], -r0
    6a68:	andeq	r5, r0, r6, asr #27
    6a6c:			; <UNDEFINED> instruction: 0x4604b570
    6a70:	ldmdavs	r6, {r0, r2, r3, fp, sp, lr}
    6a74:	svclt	0x00a82e00
    6a78:	blle	291e80 <_ZdlPv@@Base+0x2888e4>
    6a7c:	adcsmi	r6, r3, #3072	; 0xc00
    6a80:	addsmi	sp, sp, #448	; 0x1c0
    6a84:	bvs	ff8fd2c4 <_ZdlPv@@Base+0xff8f3d28>
    6a88:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    6a8c:	eorcs	pc, r5, r3, asr #16
    6a90:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6a94:	adccs	pc, r5, r0, asr #4
    6a98:			; <UNDEFINED> instruction: 0xf7fe4479
    6a9c:	blvs	905ae8 <_ZdlPv@@Base+0x8fc54c>
    6aa0:	blle	ffc1751c <_ZdlPv@@Base+0xffc0df80>
    6aa4:	strtmi	r4, [r0], -r9, lsr #12
    6aa8:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6aac:			; <UNDEFINED> instruction: 0xf8536ae3
    6ab0:			; <UNDEFINED> instruction: 0xf8432026
    6ab4:	ldcllt	0, cr2, [r0, #-148]!	; 0xffffff6c
    6ab8:	andeq	r5, r0, r0, lsl #27
    6abc:	svcmi	0x00f0e92d
    6ac0:	mrcmi	0, 2, fp, cr13, cr1, {6}
    6ac4:	ldclmi	6, cr4, [sp, #-516]	; 0xfffffdfc
    6ac8:	ldrbtmi	r4, [lr], #-1567	; 0xfffff9e1
    6acc:	ldrsbge	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    6ad0:	movwcs	r4, #7260	; 0x1c5c
    6ad4:	ldrbtmi	r5, [sl], #2421	; 0x975
    6ad8:	stmdavs	sp!, {r4, r7, r9, sl, lr}
    6adc:			; <UNDEFINED> instruction: 0xf04f954f
    6ae0:	cfldr64mi	mvdx0, [r9, #-0]
    6ae4:	strls	r4, [r6, #-1149]	; 0xfffffb83
    6ae8:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    6aec:	tstls	r4, sp, asr #12
    6af0:	andls	r9, r3, r5, lsl #6
    6af4:	andls	sl, r7, pc, lsl #16
    6af8:	bls	e4bac <_ZdlPv@@Base+0xdb610>
    6afc:	stccs	12, cr5, [r0], {212}	; 0xd4
    6b00:	blmi	14bb064 <_ZdlPv@@Base+0x14b1ac8>
    6b04:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6b08:	movwls	r4, #9883	; 0x269b
    6b0c:	strcc	lr, [r1], #-4
    6b10:	bleq	642f44 <_ZdlPv@@Base+0x6399a8>
    6b14:	eorle	r2, sl, r9, lsr #24
    6b18:	ldrdvs	pc, [r0], -fp
    6b1c:	ldrtmi	r4, [r0], -r9, lsr #12
    6b20:	stmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b24:	mvnsle	r2, r0, lsl #16
    6b28:	svceq	0x0000f1b8
    6b2c:	bls	bab50 <_ZdlPv@@Base+0xb15b4>
    6b30:	blx	cf79a <_ZdlPv@@Base+0xc61fe>
    6b34:	ldmib	r3, {r2, r8, r9, sp}^
    6b38:	stmib	r8, {r1, r8}^
    6b3c:	teqlt	pc, r0, lsl #2
    6b40:	tstcs	r8, #8192	; 0x2000
    6b44:	strcs	pc, [r4], #-2819	; 0xfffff4fd
    6b48:	ldrdeq	lr, [r4, -r4]
    6b4c:	smlabteq	r0, r7, r9, lr
    6b50:	tstlt	r3, r4, lsl #22
    6b54:	andcs	r6, r1, lr, lsl r0
    6b58:	blmi	e19454 <_ZdlPv@@Base+0xe0feb8>
    6b5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b60:	blls	13e0bd0 <_ZdlPv@@Base+0x13d7634>
    6b64:	qdsuble	r4, sl, r5
    6b68:	pop	{r0, r4, r6, ip, sp, pc}
    6b6c:	blls	16ab34 <_ZdlPv@@Base+0x161598>
    6b70:	stmdbls	r6, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
    6b74:			; <UNDEFINED> instruction: 0xf7fc4648
    6b78:	strmi	lr, [r4], -r4, ror #18
    6b7c:	mcrls	1, 0, fp, cr7, cr8, {5}
    6b80:	mvnscs	r4, r2, lsl #12
    6b84:			; <UNDEFINED> instruction: 0x46354630
    6b88:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b8c:			; <UNDEFINED> instruction: 0xf7fc4620
    6b90:			; <UNDEFINED> instruction: 0x4630e918
    6b94:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b98:	movwls	r2, #21248	; 0x5300
    6b9c:			; <UNDEFINED> instruction: 0xf8104430
    6ba0:	blcs	295bac <_ZdlPv@@Base+0x28c610>
    6ba4:	movwcs	fp, #3844	; 0xf04
    6ba8:	stccc	8, cr15, [r1], {-0}
    6bac:	andcs	lr, r0, r4, lsr #15
    6bb0:	stmdbmi	r8!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6bb4:	beq	d42ff0 <_ZdlPv@@Base+0xd39a54>
    6bb8:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6bbc:	stcge	6, cr4, [sl], {40}	; 0x28
    6bc0:	ldrbtmi	sl, [r9], #-3342	; 0xfffff2f2
    6bc4:			; <UNDEFINED> instruction: 0x464a4653
    6bc8:	strls	r9, [r0], #-1281	; 0xfffffaff
    6bcc:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bd0:	mvnle	r2, r4, lsl #16
    6bd4:	blvc	42240 <_ZdlPv@@Base+0x38ca4>
    6bd8:	blvc	ff0426b4 <_ZdlPv@@Base+0xff039118>
    6bdc:	blx	4427a8 <_ZdlPv@@Base+0x43920c>
    6be0:	ldc	13, cr13, [r4, #916]	; 0x394
    6be4:	vmov.f64	d7, #80	; 0x3e800000  0.250
    6be8:	vsqrt.f64	d23, d0
    6bec:	vldrle	s31, [lr, #64]	; 0x40
    6bf0:	mulne	r0, sl, r8
    6bf4:			; <UNDEFINED> instruction: 0xf7ff4648
    6bf8:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6bfc:	stmdavc	r9!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
    6c00:			; <UNDEFINED> instruction: 0xf7ff4620
    6c04:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6c08:			; <UNDEFINED> instruction: 0xf1b8d0d1
    6c0c:	andle	r0, r3, r0, lsl #30
    6c10:	movwcs	lr, #2521	; 0x9d9
    6c14:	movwcs	lr, #2504	; 0x9c8
    6c18:	ldmib	r4, {r0, r1, r2, r3, r4, r8, ip, sp, pc}^
    6c1c:	stmib	r7, {r8, r9, sp}^
    6c20:	blls	10f828 <_ZdlPv@@Base+0x10628c>
    6c24:	addsle	r2, r6, r0, lsl #22
    6c28:	andcs	r9, r1, r4, lsl #20
    6c2c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    6c30:			; <UNDEFINED> instruction: 0xe7916013
    6c34:	stmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c38:	andeq	r9, r1, r6, ror #6
    6c3c:	andeq	r0, r0, r8, lsr #2
    6c40:	andeq	r9, r1, sl, asr r3
    6c44:	andeq	r0, r0, r8, ror r1
    6c48:	andeq	r5, r0, r8, asr #16
    6c4c:	andeq	r0, r0, r4, lsr #2
    6c50:	ldrdeq	r9, [r1], -r4
    6c54:	muleq	r0, lr, ip
    6c58:	andeq	r5, r0, sl, asr #24
    6c5c:	svcmi	0x00f0e92d
    6c60:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    6c64:	strmi	r8, [r7], -r2, lsl #22
    6c68:	ldrcc	pc, [r4], #2271	; 0x8df
    6c6c:			; <UNDEFINED> instruction: 0xf8df6945
    6c70:	umlallt	r1, r7, r4, r4
    6c74:			; <UNDEFINED> instruction: 0x46284479
    6c78:			; <UNDEFINED> instruction: 0xf8df9204
    6c7c:	ldrbtmi	r2, [sl], #-1164	; 0xfffffb74
    6c80:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c84:			; <UNDEFINED> instruction: 0xf04f9325
    6c88:			; <UNDEFINED> instruction: 0xf8df0300
    6c8c:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    6c90:			; <UNDEFINED> instruction: 0xf7fc9305
    6c94:	ldmiblt	r0!, {r4, r5, r7, fp, sp, lr, pc}
    6c98:			; <UNDEFINED> instruction: 0xf0002c00
    6c9c:	strcs	r8, [r0], -r0, lsr #1
    6ca0:	eorvs	r2, r3, r1, lsl #6
    6ca4:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ca8:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6cac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6cb0:	blls	960d20 <_ZdlPv@@Base+0x957784>
    6cb4:			; <UNDEFINED> instruction: 0xf040405a
    6cb8:			; <UNDEFINED> instruction: 0x463083de
    6cbc:	ldc	0, cr11, [sp], #156	; 0x9c
    6cc0:	pop	{r1, r8, r9, fp, pc}
    6cc4:	stmdbge	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6cc8:			; <UNDEFINED> instruction: 0xf0014628
    6ccc:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    6cd0:	sbchi	pc, r8, r0
    6cd4:	movwcs	r9, #2569	; 0xa09
    6cd8:	vldrge.16	s18, [r5, #-8]	; <UNPREDICTABLE>
    6cdc:	ldrthi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ce0:	ldrtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ce4:	ldrtge	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ce8:			; <UNDEFINED> instruction: 0xf8df44f8
    6cec:	ldrbtmi	fp, [r9], #1076	; 0x434
    6cf0:	tstcs	r6, #3358720	; 0x334000
    6cf4:	tstls	r8, #-100663296	; 0xfa000000
    6cf8:	tstls	fp, #-83886080	; 0xfb000000
    6cfc:	andsls	r2, r5, r1, lsl #6
    6d00:	tstls	r9, #-2147483642	; 0x80000006
    6d04:	strbmi	lr, [r1], -r8
    6d08:			; <UNDEFINED> instruction: 0xf7fb981b
    6d0c:			; <UNDEFINED> instruction: 0x4649ef9c
    6d10:			; <UNDEFINED> instruction: 0xf7fc4604
    6d14:	stmiblt	r8!, {r4, r5, r6, fp, sp, lr, pc}
    6d18:			; <UNDEFINED> instruction: 0xf7ff4628
    6d1c:	stmdacs	r0, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
    6d20:			; <UNDEFINED> instruction: 0xf8dfd1f1
    6d24:	bls	153d2c <_ZdlPv@@Base+0x14a790>
    6d28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d2c:			; <UNDEFINED> instruction: 0xf0402b00
    6d30:	blls	6a6fe8 <_ZdlPv@@Base+0x69da4c>
    6d34:			; <UNDEFINED> instruction: 0xf0002b00
    6d38:	strcs	r8, [r0], -r5, asr #1
    6d3c:			; <UNDEFINED> instruction: 0xf7fe4628
    6d40:			; <UNDEFINED> instruction: 0xe7affff9
    6d44:			; <UNDEFINED> instruction: 0x46204651
    6d48:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6d50:	ldmibmi	r5!, {r2, r4, r5, r6, ip, lr, pc}^
    6d54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6d58:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d5c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6d60:	ldmibmi	r2!, {r3, r6, ip, lr, pc}^
    6d64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6d68:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d6c:			; <UNDEFINED> instruction: 0xf0002800
    6d70:	stmibmi	pc!, {r0, r4, r9, pc}^	; <UNPREDICTABLE>
    6d74:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6d78:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d7c:			; <UNDEFINED> instruction: 0xf0002800
    6d80:	stmibmi	ip!, {r3, r4, r5, r6, r9, pc}^
    6d84:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6d88:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d8c:			; <UNDEFINED> instruction: 0xf0002800
    6d90:	stmibmi	r9!, {r1, r2, r4, r7, pc}^
    6d94:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6d98:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d9c:			; <UNDEFINED> instruction: 0xf0002800
    6da0:	stmibmi	r6!, {r2, r3, r4, r7, pc}^
    6da4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6da8:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6dac:			; <UNDEFINED> instruction: 0xf0002800
    6db0:	stmibmi	r3!, {r2, r4, r7, pc}^
    6db4:	ldrbtmi	r2, [r9], #-0
    6db8:	svc	0x0044f7fb
    6dbc:	ldmvs	lr, {r0, r1, r3, r4, r5, fp, sp, lr}
    6dc0:			; <UNDEFINED> instruction: 0xf7feb108
    6dc4:	blmi	ff806b98 <_ZdlPv@@Base+0xff7fd5fc>
    6dc8:	addsmi	r4, lr, #2063597568	; 0x7b000000
    6dcc:	strtmi	sp, [r1], -r4, lsr #1
    6dd0:			; <UNDEFINED> instruction: 0x46029c17
    6dd4:			; <UNDEFINED> instruction: 0x46389b16
    6dd8:	ldrmi	r9, [r0, r0, lsl #8]!
    6ddc:	bls	180c54 <_ZdlPv@@Base+0x1776b8>
    6de0:	blmi	ff658600 <_ZdlPv@@Base+0xff64f064>
    6de4:	ldmpl	r3, {r0, r3, r4, r6, r7, fp, lr}^
    6de8:			; <UNDEFINED> instruction: 0x461a4478
    6dec:			; <UNDEFINED> instruction: 0xf7fe4619
    6df0:			; <UNDEFINED> instruction: 0xe757fd9b
    6df4:			; <UNDEFINED> instruction: 0xf7fb4641
    6df8:	strmi	lr, [r4], -r6, lsr #30
    6dfc:			; <UNDEFINED> instruction: 0xf0002800
    6e00:	ldmibmi	r3, {r0, r1, r3, r7, r9, pc}^
    6e04:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    6e08:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e0c:			; <UNDEFINED> instruction: 0xf0402801
    6e10:	lfm	f0, 1, [pc, #524]	; 7024 <__printf_chk@plt+0x4144>
    6e14:	vldr	d6, [sp, #732]	; 0x2dc
    6e18:	vmov.32	r7, d4[1]
    6e1c:	vsqrt.f64	d23, d6
    6e20:	vmov.i16	d15, #0	; 0x0000
    6e24:	lfm	f0, 1, [pc, #484]	; 7010 <__printf_chk@plt+0x4130>
    6e28:	vmov.u16	r6, d20[2]
    6e2c:	vsqrt.f64	d23, d6
    6e30:	vpmin.s8	d31, d0, d0
    6e34:	sfm	f0, 1, [r7, #452]	; 0x1c4
    6e38:	strb	r7, [sp, -r8, lsl #22]!
    6e3c:			; <UNDEFINED> instruction: 0xf7fb4641
    6e40:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
    6e44:	subshi	pc, r9, #0
    6e48:	bge	719558 <_ZdlPv@@Base+0x70ffbc>
    6e4c:			; <UNDEFINED> instruction: 0xf7fb4479
    6e50:	stmdacs	r1, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6e54:	subshi	pc, r1, #64	; 0x40
    6e58:	blcs	2dad0 <_ZdlPv@@Base+0x24534>
    6e5c:	subhi	pc, sp, #64, 6
    6e60:	smmlsr	r9, fp, r0, r6
    6e64:			; <UNDEFINED> instruction: 0xf47f2c00
    6e68:	qadd16mi	sl, r6, sl
    6e6c:	ldmdbvs	r9!, {r2, r3, r4, sl, fp, sp, pc}^
    6e70:			; <UNDEFINED> instruction: 0xf7fe4620
    6e74:	bls	185de8 <_ZdlPv@@Base+0x17c84c>
    6e78:			; <UNDEFINED> instruction: 0x46214bb3
    6e7c:	ldmpl	r3, {r1, r2, r4, r5, r7, fp, lr}^
    6e80:			; <UNDEFINED> instruction: 0x461a4478
    6e84:	ldc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
    6e88:	ldmvs	fp!, {r2, r3, r8, r9, sl, sp, lr, pc}^
    6e8c:			; <UNDEFINED> instruction: 0x9c05b9ab
    6e90:	ldmmi	r2!, {r3, r4, r6, r7, r9, sp}
    6e94:	ldmibmi	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}
    6e98:	stmdapl	r1!, {r5, fp, ip, lr}^
    6e9c:	stmiapl	r4!, {r1, r2, fp, sp, lr}^
    6ea0:	stmdavs	r8, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
    6ea4:	vqdmulh.s<illegal width 8>	d15, d6, d2
    6ea8:	blcs	20f34 <_ZdlPv@@Base+0x17998>
    6eac:	andshi	pc, r9, #0
    6eb0:	mrc2	7, 5, pc, cr4, cr14, {7}
    6eb4:	rscsvs	r2, r8, r1, lsl #12
    6eb8:	strcs	lr, [r1], -r0, asr #14
    6ebc:	movwcs	lr, #5950	; 0x173e
    6ec0:			; <UNDEFINED> instruction: 0xe729613b
    6ec4:	strtmi	r4, [r8], -r8, lsr #19
    6ec8:	ldrbtmi	r4, [r9], #-2975	; 0xfffff461
    6ecc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    6ed0:	movwls	r4, #1562	; 0x61a
    6ed4:			; <UNDEFINED> instruction: 0xff16f7fe
    6ed8:	bmi	fe940b9c <_ZdlPv@@Base+0xfe937600>
    6edc:			; <UNDEFINED> instruction: 0xf8df2300
    6ee0:	ldrbtmi	sl, [sl], #-656	; 0xfffffd70
    6ee4:	movwls	r9, #29465	; 0x7319
    6ee8:	blmi	fe8982d8 <_ZdlPv@@Base+0xfe88ed3c>
    6eec:	bcs	442714 <_ZdlPv@@Base+0x439178>
    6ef0:	movwls	r4, #25723	; 0x647b
    6ef4:	bne	44275c <_ZdlPv@@Base+0x4391c0>
    6ef8:			; <UNDEFINED> instruction: 0xf7fb4620
    6efc:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6f00:	blls	13b3ec <_ZdlPv@@Base+0x131e50>
    6f04:	bicsle	r2, r8, r0, lsl #22
    6f08:	rsbls	pc, ip, #14614528	; 0xdf0000
    6f0c:	rsblt	pc, ip, #14614528	; 0xdf0000
    6f10:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    6f14:			; <UNDEFINED> instruction: 0xf7fe4628
    6f18:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    6f1c:	bichi	pc, r9, r0
    6f20:			; <UNDEFINED> instruction: 0x4649981b
    6f24:	mcr	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6f28:	stmdacs	r0, {r2, r9, sl, lr}
    6f2c:			; <UNDEFINED> instruction: 0x4649d0f2
    6f30:			; <UNDEFINED> instruction: 0xf7fb2000
    6f34:	strmi	lr, [r6], -r8, lsl #29
    6f38:	sbcsle	r2, fp, r0, lsl #16
    6f3c:	andcs	r4, r0, r9, asr #12
    6f40:	mcr	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6f44:	stmdacs	r0, {r7, r9, sl, lr}
    6f48:	cmnhi	r6, r0	; <UNPREDICTABLE>
    6f4c:			; <UNDEFINED> instruction: 0x4659aa10
    6f50:	svc	0x0068f7fb
    6f54:			; <UNDEFINED> instruction: 0xf0402801
    6f58:			; <UNDEFINED> instruction: 0x46208178
    6f5c:	blx	1d42f6c <_ZdlPv@@Base+0x1d399d0>
    6f60:	ldrtmi	r4, [r0], -r4, lsl #12
    6f64:	blx	1c42f74 <_ZdlPv@@Base+0x1c399d8>
    6f68:	blls	418778 <_ZdlPv@@Base+0x40f1dc>
    6f6c:	ldrtmi	r4, [r8], -r1, lsr #12
    6f70:	blx	16c4f74 <_ZdlPv@@Base+0x16bb9d8>
    6f74:	stmibmi	r2, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6f78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6f7c:	svc	0x003af7fb
    6f80:			; <UNDEFINED> instruction: 0xf0402800
    6f84:	blls	127860 <_ZdlPv@@Base+0x11e2c4>
    6f88:	orrsle	r2, r6, r0, lsl #22
    6f8c:			; <UNDEFINED> instruction: 0x4628461e
    6f90:	mcr2	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    6f94:			; <UNDEFINED> instruction: 0xf0002800
    6f98:	ldmdals	fp, {r0, r3, r7, r8, pc}
    6f9c:			; <UNDEFINED> instruction: 0xf7fb4651
    6fa0:			; <UNDEFINED> instruction: 0x4604ee52
    6fa4:	rscsle	r2, r2, r0, lsl #16
    6fa8:	andcs	r4, r0, r1, asr r6
    6fac:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6fb0:			; <UNDEFINED> instruction: 0xf0002800
    6fb4:	stmdavc	r3, {r1, r4, r7, r8, pc}
    6fb8:	tstle	r3, r2, lsr #22
    6fbc:			; <UNDEFINED> instruction: 0xf0002e00
    6fc0:	ldmdbmi	r0!, {r3, r6, r7, r8, pc}^
    6fc4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6fc8:	svc	0x0014f7fb
    6fcc:			; <UNDEFINED> instruction: 0xf0002800
    6fd0:			; <UNDEFINED> instruction: 0x462081b7
    6fd4:	blx	e42fe4 <_ZdlPv@@Base+0xe39a48>
    6fd8:	ldrtmi	r4, [r2], -r1, lsl #12
    6fdc:			; <UNDEFINED> instruction: 0xf7ff4638
    6fe0:	ldrb	pc, [r4, r5, asr #26]	; <UNPREDICTABLE>
    6fe4:	bge	831c78 <_ZdlPv@@Base+0x8286dc>
    6fe8:	blge	86bbfc <_ZdlPv@@Base+0x862660>
    6fec:	bge	7ab7f4 <_ZdlPv@@Base+0x7a2258>
    6ff0:	blge	8abc00 <_ZdlPv@@Base+0x8a2664>
    6ff4:	strcs	r9, [r0], -r6, lsl #18
    6ff8:	blge	7ebc04 <_ZdlPv@@Base+0x7e2668>
    6ffc:	ldrvs	lr, [pc], -sp, asr #19
    7000:	strtvs	lr, [r1], -sp, asr #19
    7004:			; <UNDEFINED> instruction: 0xf7fb9623
    7008:	adcsmi	lr, r0, #14, 30	; 0x38
    700c:	mvnhi	pc, r0, asr #6
    7010:			; <UNDEFINED> instruction: 0x46304651
    7014:	mrc	7, 0, APSR_nzcv, cr6, cr11, {7}
    7018:			; <UNDEFINED> instruction: 0xf0002800
    701c:	ldmdbmi	sl, {r0, r2, r3, r6, r7, r8, pc}^
    7020:	ldrbtmi	sl, [r9], #-2570	; 0xfffff5f6
    7024:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    7028:			; <UNDEFINED> instruction: 0xf0402801
    702c:	blls	2a7710 <_ZdlPv@@Base+0x29e174>
    7030:	vpadd.i8	q1, q8, <illegal reg q15.5>
    7034:	ldrbmi	r8, [r1], -r5, lsr #3
    7038:			; <UNDEFINED> instruction: 0xf88d4630
    703c:			; <UNDEFINED> instruction: 0xf7fb3070
    7040:	strmi	lr, [r0], r2, lsl #28
    7044:			; <UNDEFINED> instruction: 0xf0002800
    7048:	stmdbge	fp, {r0, r2, r3, r7, r8, pc}
    704c:			; <UNDEFINED> instruction: 0xf7fb4632
    7050:			; <UNDEFINED> instruction: 0x901dedba
    7054:	blls	2f54bc <_ZdlPv@@Base+0x2ebf20>
    7058:			; <UNDEFINED> instruction: 0xf0004543
    705c:	blmi	c677c0 <_ZdlPv@@Base+0xc5e224>
    7060:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    7064:	blcs	210d8 <_ZdlPv@@Base+0x17b3c>
    7068:	stmdbmi	r8, {r1, r3, r4, r5, r8, ip, lr, pc}^
    706c:	ldrbtmi	r2, [r9], #-0
    7070:	stcl	7, cr15, [r8, #1004]!	; 0x3ec
    7074:	tstlt	r8, #6291456	; 0x600000
    7078:	blcs	b6508c <_ZdlPv@@Base+0xb5baf0>
    707c:			; <UNDEFINED> instruction: 0x4630d01a
    7080:	mrc	7, 4, APSR_nzcv, cr2, cr11, {7}
    7084:			; <UNDEFINED> instruction: 0xf7fb3001
    7088:	ldrtmi	lr, [r1], -ip, ror #27
    708c:			; <UNDEFINED> instruction: 0xf7fb4606
    7090:	strtls	lr, [r4], -lr, lsl #28
    7094:			; <UNDEFINED> instruction: 0x4620493e
    7098:			; <UNDEFINED> instruction: 0xf7fb4479
    709c:	ldmiblt	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    70a0:			; <UNDEFINED> instruction: 0xf002981d
    70a4:			; <UNDEFINED> instruction: 0x4606f995
    70a8:			; <UNDEFINED> instruction: 0x4638aa1c
    70ac:			; <UNDEFINED> instruction: 0xf7ff4631
    70b0:	strb	pc, [ip, -r9, lsl #25]!	; <UNPREDICTABLE>
    70b4:	blcs	b651c8 <_ZdlPv@@Base+0xb5bc2c>
    70b8:	stmvc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}
    70bc:	bicsle	r2, lr, r0, lsl #22
    70c0:			; <UNDEFINED> instruction: 0x93242300
    70c4:	strtmi	lr, [r0], -r6, ror #15
    70c8:			; <UNDEFINED> instruction: 0xf9bef002
    70cc:	bge	7188ec <_ZdlPv@@Base+0x70f350>
    70d0:			; <UNDEFINED> instruction: 0x46314638
    70d4:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    70d8:			; <UNDEFINED> instruction: 0xf002981d
    70dc:			; <UNDEFINED> instruction: 0xe77bf979
    70e0:	ldcl	7, cr15, [r0, #1004]	; 0x3ec
    70e4:	svclt	0x00c22801
    70e8:	cmpmi	r8, #30720	; 0x7800
    70ec:			; <UNDEFINED> instruction: 0xe7bc901e
    70f0:	andeq	r0, r0, r0
    70f4:	subsmi	r8, r6, r0
    70f8:	andeq	r0, r0, r0
    70fc:	subsgt	r8, r6, r0
    7100:	andeq	r0, r0, r8, lsr #2
    7104:	andeq	r5, r0, ip, lsl #24
    7108:			; <UNDEFINED> instruction: 0x000191b2
    710c:	andeq	r9, r1, r2, lsr #3
    7110:	andeq	r9, r1, r4, lsl #3
    7114:	andeq	r5, r0, r4, ror #23
    7118:			; <UNDEFINED> instruction: 0x00005bba
    711c:	andeq	r5, r0, r0, ror #23
    7120:	andeq	r5, r0, r0, asr ip
    7124:	andeq	r0, r0, ip, lsl r1
    7128:			; <UNDEFINED> instruction: 0x00005bb6
    712c:	ldrdeq	r5, [r0], -r6
    7130:	strdeq	r5, [r0], -r6
    7134:	andeq	r5, r0, r2, lsr #24
    7138:	andeq	r5, r0, sl, lsl ip
    713c:	andeq	r5, r0, r6, lsl ip
    7140:	andeq	r5, r0, sl, lsr #9
    7144:			; <UNDEFINED> instruction: 0xffffecb5
    7148:	andeq	r0, r0, r4, ror r1
    714c:	andeq	r5, r0, r0, lsr #21
    7150:	andeq	r5, r0, lr, lsl #22
    7154:	muleq	r0, r4, sl
    7158:	andeq	r5, r0, r0, lsr sl
    715c:			; <UNDEFINED> instruction: 0x000001bc
    7160:	andeq	r0, r0, r8, lsl r1
    7164:	andeq	r0, r0, r0, lsr #2
    7168:	strdeq	r5, [r0], -sl
    716c:	andeq	r5, r0, lr, asr #21
    7170:	andeq	r5, r0, r4, ror #19
    7174:	andeq	r5, r0, r8, ror #22
    7178:			; <UNDEFINED> instruction: 0x000059bc
    717c:	andeq	r5, r0, lr, asr #19
    7180:	andeq	r5, r0, r2, asr #20
    7184:	andeq	r5, r0, r6, ror #20
    7188:			; <UNDEFINED> instruction: 0x000058be
    718c:	andeq	r5, r0, lr, asr r8
    7190:	muleq	r0, r4, r9
    7194:	mcr	12, 0, r4, cr8, cr11, {5}
    7198:	blmi	feedd9e0 <_ZdlPv@@Base+0xfeed4444>
    719c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    71a0:	strtmi	r9, [r5], -r6, lsl #6
    71a4:			; <UNDEFINED> instruction: 0x4607463c
    71a8:	andcs	r4, r0, r9, lsr #12
    71ac:	stcl	7, cr15, [sl, #-1004]	; 0xfffffc14
    71b0:	biclt	r4, r0, r6, lsl #12
    71b4:	blcs	c251c8 <_ZdlPv@@Base+0xc1bc2c>
    71b8:	stmdavc	r3, {r0, r8, ip, lr, pc}^
    71bc:	ldmdavc	r3!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    71c0:	andsle	r2, r4, r6, ror #22
    71c4:			; <UNDEFINED> instruction: 0x46304659
    71c8:	mrc	7, 0, APSR_nzcv, cr4, cr11, {7}
    71cc:	cmnle	r1, r0, lsl #16
    71d0:	strtmi	r6, [r9], -r3, ror #16
    71d4:			; <UNDEFINED> instruction: 0xf0432000
    71d8:	rsbvs	r0, r3, r8, lsl #6
    71dc:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    71e0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    71e4:	mnf<illegal precision>z	f5, f6
    71e8:			; <UNDEFINED> instruction: 0x46275a10
    71ec:	ldmdavc	r2!, {r2, r4, r7, r8, sl, sp, lr, pc}^
    71f0:	andsle	r2, r1, r6, ror #20
    71f4:	mvnle	r2, r6, ror #22
    71f8:	bcs	1a653c8 <_ZdlPv@@Base+0x1a5be2c>
    71fc:	blcs	19bb254 <_ZdlPv@@Base+0x19b1cb8>
    7200:	ldmdavc	r3!, {r5, r6, r7, r8, ip, lr, pc}^
    7204:	bicsle	r2, sp, ip, ror #22
    7208:	blcs	254dc <_ZdlPv@@Base+0x1bf40>
    720c:	stmdavs	r3!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    7210:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    7214:	strb	r6, [r7, r3, rrx]
    7218:	bcs	254e8 <_ZdlPv@@Base+0x1bf4c>
    721c:	stmdavs	r3!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    7220:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7224:	ldr	r6, [pc, r3, rrx]!
    7228:	bcs	254f8 <_ZdlPv@@Base+0x1bf5c>
    722c:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    7230:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7234:	ldr	r6, [r7, r3, rrx]!
    7238:	blcs	2dea8 <_ZdlPv@@Base+0x2490c>
    723c:	cfldrdge	mvd15, [sp, #-508]!	; 0xfffffe04
    7240:			; <UNDEFINED> instruction: 0x46284992
    7244:	ldrbtmi	r4, [r9], #-2962	; 0xfffff46e
    7248:	svcge	0x001ce640
    724c:	ldrtmi	r4, [r8], -r1, asr #12
    7250:			; <UNDEFINED> instruction: 0xf9ecf7fe
    7254:	blcs	2dec4 <_ZdlPv@@Base+0x24928>
    7258:	cfstrdge	mvd15, [pc, #-508]!	; 7064 <__printf_chk@plt+0x4184>
    725c:	ldrtmi	r4, [sl], -sp, lsl #19
    7260:	ldrbtmi	r4, [r9], #-2955	; 0xfffff475
    7264:	strtmi	r9, [r8], -r5, lsl #24
    7268:	movwls	r5, #2275	; 0x8e3
    726c:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    7270:	strbmi	lr, [r1], -r3, ror #10
    7274:	stcl	7, cr15, [r6], #1004	; 0x3ec
    7278:	stmdacs	r0, {r2, r9, sl, lr}
    727c:	rscshi	pc, r2, r0
    7280:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    7284:			; <UNDEFINED> instruction: 0xf7fb3001
    7288:	strtmi	lr, [r1], -ip, ror #25
    728c:			; <UNDEFINED> instruction: 0xf7fb61b8
    7290:	strb	lr, [r1, #-3342]	; 0xfffff2f2
    7294:	ldrtmi	r9, [r0], -r6, lsl #18
    7298:	stc	7, cr15, [ip, #1004]!	; 0x3ec
    729c:			; <UNDEFINED> instruction: 0xf0402800
    72a0:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, pc}^
    72a4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    72a8:	ldrb	r6, [sp, -r3, rrx]!
    72ac:	movwcs	fp, #4582	; 0x11e6
    72b0:	ldrtmi	r9, [r8], -r7, lsl #6
    72b4:	blx	f452ba <_ZdlPv@@Base+0xf3bd1e>
    72b8:	blmi	1dedad4 <_ZdlPv@@Base+0x1de4538>
    72bc:	bls	1dd610 <_ZdlPv@@Base+0x1d4074>
    72c0:	tstmi	r3, #1769472	; 0x1b0000
    72c4:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    72c8:	blcs	2df38 <_ZdlPv@@Base+0x2499c>
    72cc:	cfldrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    72d0:			; <UNDEFINED> instruction: 0x46284972
    72d4:	ldrbtmi	r4, [r9], #-2926	; 0xfffff492
    72d8:	strdlt	lr, [lr, -r8]!
    72dc:	movwls	r2, #29441	; 0x7301
    72e0:			; <UNDEFINED> instruction: 0xf7fee608
    72e4:	strb	pc, [r5, #3111]!	; 0xc27	; <UNPREDICTABLE>
    72e8:	blcs	2df58 <_ZdlPv@@Base+0x249bc>
    72ec:	cfstrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    72f0:	strtmi	r4, [r8], -fp, ror #18
    72f4:	ldrbtmi	r4, [r9], #-2918	; 0xfffff49a
    72f8:	blls	6c0aa0 <_ZdlPv@@Base+0x6b7504>
    72fc:			; <UNDEFINED> instruction: 0xf47f2b00
    7300:	bls	17277c <_ZdlPv@@Base+0x1691e0>
    7304:	blmi	1898bac <_ZdlPv@@Base+0x188f610>
    7308:	ldmpl	r3, {r1, r2, r5, r6, r8, fp, lr}^
    730c:			; <UNDEFINED> instruction: 0x461a4479
    7310:			; <UNDEFINED> instruction: 0xf7fe9300
    7314:	ldr	pc, [r1, #-3319]	; 0xfffff309
    7318:	qadd16mi	sl, r1, ip
    731c:			; <UNDEFINED> instruction: 0xf7fe4638
    7320:	blls	6c593c <_ZdlPv@@Base+0x6bc3a0>
    7324:			; <UNDEFINED> instruction: 0xf47f2b00
    7328:	ldmdbmi	pc, {r0, r3, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    732c:	blmi	1618c1c <_ZdlPv@@Base+0x160f680>
    7330:	cfstrsls	mvf4, [r5], {121}	; 0x79
    7334:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    7338:			; <UNDEFINED> instruction: 0xf7fe9300
    733c:	ldrbt	pc, [sp], #3299	; 0xce3	; <UNPREDICTABLE>
    7340:	blcs	2dfb0 <_ZdlPv@@Base+0x24a14>
    7344:	cfldrdge	mvd15, [r9], #508	; 0x1fc
    7348:			; <UNDEFINED> instruction: 0x46284958
    734c:	ldrbtmi	r4, [r9], #-2896	; 0xfffff4b0
    7350:	blls	6c0a48 <_ZdlPv@@Base+0x6b74ac>
    7354:			; <UNDEFINED> instruction: 0xf47f2b00
    7358:	ldmdbmi	r5, {r4, r5, r6, r7, sl, fp, sp, pc}^
    735c:	blmi	1318c04 <_ZdlPv@@Base+0x130f668>
    7360:	ldr	r4, [r3, #1145]!	; 0x479
    7364:			; <UNDEFINED> instruction: 0x4621ae10
    7368:			; <UNDEFINED> instruction: 0xf7fe4630
    736c:	blls	6c58f0 <_ZdlPv@@Base+0x6bc354>
    7370:			; <UNDEFINED> instruction: 0xf47f2b00
    7374:	stmdbmi	pc, {r1, r5, r6, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    7378:	blmi	1158c48 <_ZdlPv@@Base+0x114f6ac>
    737c:			; <UNDEFINED> instruction: 0xe7714479
    7380:			; <UNDEFINED> instruction: 0x4619ae10
    7384:			; <UNDEFINED> instruction: 0xf7fe4630
    7388:	blls	6c5914 <_ZdlPv@@Base+0x6bc378>
    738c:			; <UNDEFINED> instruction: 0xf47f2b00
    7390:	stmdbmi	r9, {r2, r4, r6, r7, sl, fp, sp, pc}^
    7394:	blmi	f98c64 <_ZdlPv@@Base+0xf8f6c8>
    7398:			; <UNDEFINED> instruction: 0xe7634479
    739c:			; <UNDEFINED> instruction: 0x4621ae10
    73a0:			; <UNDEFINED> instruction: 0xf7fe4630
    73a4:	blls	6c58b8 <_ZdlPv@@Base+0x6bc31c>
    73a8:			; <UNDEFINED> instruction: 0xf47f2b00
    73ac:	stmdbmi	r3, {r1, r2, r6, r7, sl, fp, sp, pc}^
    73b0:	blmi	dd8c80 <_ZdlPv@@Base+0xdcf6e4>
    73b4:			; <UNDEFINED> instruction: 0xe7554479
    73b8:			; <UNDEFINED> instruction: 0x4621ae10
    73bc:			; <UNDEFINED> instruction: 0xf7fe4630
    73c0:	blls	6c589c <_ZdlPv@@Base+0x6bc300>
    73c4:			; <UNDEFINED> instruction: 0xf47f2b00
    73c8:	ldmdbmi	sp!, {r3, r4, r5, r7, sl, fp, sp, pc}
    73cc:	blmi	c18c9c <_ZdlPv@@Base+0xc0f700>
    73d0:	smlsldx	r4, r7, r9, r4
    73d4:			; <UNDEFINED> instruction: 0x4621ae10
    73d8:			; <UNDEFINED> instruction: 0xf7fe4630
    73dc:	blls	6c5880 <_ZdlPv@@Base+0x6bc2e4>
    73e0:			; <UNDEFINED> instruction: 0xf47f2b00
    73e4:	ldmdbmi	r7!, {r1, r3, r5, r7, sl, fp, sp, pc}
    73e8:	blmi	a58cb8 <_ZdlPv@@Base+0xa4f71c>
    73ec:			; <UNDEFINED> instruction: 0xe7394479
    73f0:	qadd16mi	sl, r1, ip
    73f4:			; <UNDEFINED> instruction: 0xf7fe4638
    73f8:	blls	6c5864 <_ZdlPv@@Base+0x6bc2c8>
    73fc:			; <UNDEFINED> instruction: 0xf47f2b00
    7400:	ldmdbmi	r1!, {r2, r3, r4, r7, sl, fp, sp, pc}
    7404:	blmi	898cf4 <_ZdlPv@@Base+0x88f758>
    7408:			; <UNDEFINED> instruction: 0xe72b4479
    740c:	strbmi	sl, [r1], -ip, lsl #30
    7410:			; <UNDEFINED> instruction: 0xf7fe4638
    7414:	vnmlsge.f16	s30, s0, s22	; <UNPREDICTABLE>
    7418:	ldrtmi	r4, [r0], -r1, lsr #12
    741c:			; <UNDEFINED> instruction: 0xf906f7fe
    7420:	blcs	2e090 <_ZdlPv@@Base+0x24af4>
    7424:	cfstrsge	mvf15, [r9], {127}	; 0x7f
    7428:			; <UNDEFINED> instruction: 0x46334819
    742c:	ldrtmi	r9, [sl], -r5, lsl #24
    7430:	stmdapl	r4!, {r1, r2, r5, r8, fp, lr}
    7434:			; <UNDEFINED> instruction: 0x46284479
    7438:			; <UNDEFINED> instruction: 0xf7fe9400
    743c:	ldrbt	pc, [ip], #-3171	; 0xfffff39d	; <UNPREDICTABLE>
    7440:			; <UNDEFINED> instruction: 0x463e4633
    7444:	sadd16mi	sl, r9, ip
    7448:	bpl	442cb0 <_ZdlPv@@Base+0x439714>
    744c:			; <UNDEFINED> instruction: 0xf7fe4638
    7450:	blls	6c580c <_ZdlPv@@Base+0x6bc270>
    7454:			; <UNDEFINED> instruction: 0xf47f2b00
    7458:	ldmdbmi	sp, {r0, r4, r5, r6, sl, fp, sp, pc}
    745c:	blmi	318d4c <_ZdlPv@@Base+0x30f7b0>
    7460:			; <UNDEFINED> instruction: 0xe7664479
    7464:	blcs	2e0d4 <_ZdlPv@@Base+0x24b38>
    7468:	cfstrdge	mvd15, [r7], #-508	; 0xfffffe04
    746c:			; <UNDEFINED> instruction: 0x46284919
    7470:	ldrbtmi	r4, [r9], #-2823	; 0xfffff4f9
    7474:			; <UNDEFINED> instruction: 0xf7fbe52a
    7478:	strtmi	lr, [r8], -r6, lsr #24
    747c:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    7480:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    7484:	andeq	r5, r0, r0, lsr r7
    7488:	andeq	r5, r0, lr, lsr #15
    748c:	muleq	r0, r6, r7
    7490:	andeq	r0, r0, r4, ror r1
    7494:	andeq	r5, r0, lr, lsl #15
    7498:	andeq	r0, r0, ip, lsl r1
    749c:			; <UNDEFINED> instruction: 0x000058b2
    74a0:	andeq	r5, r0, r6, lsr #16
    74a4:	ldrdeq	r5, [r0], -r8
    74a8:	andeq	r5, r0, r8, ror #11
    74ac:	andeq	r5, r0, r2, ror #13
    74b0:	andeq	r5, r0, r8, lsr #13
    74b4:	andeq	r5, r0, r4, ror #14
    74b8:	andeq	r5, r0, r4, lsr #14
    74bc:	andeq	r5, r0, ip, ror #13
    74c0:			; <UNDEFINED> instruction: 0x000056b0
    74c4:	andeq	r5, r0, r0, lsl #13
    74c8:	andeq	r5, r0, ip, lsr r7
    74cc:	andeq	r5, r0, r4, asr #13
    74d0:	strdeq	r5, [r0], -r0
    74d4:	andeq	r5, r0, sl, lsl #10
    74d8:	addlt	fp, r2, r0, ror r5
    74dc:	ldrmi	r4, [r6], -sp, lsl #12
    74e0:	subcs	r9, r8, r1
    74e4:			; <UNDEFINED> instruction: 0xf836f002
    74e8:	strmi	r9, [r4], -r1, lsl #18
    74ec:	ldc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
    74f0:			; <UNDEFINED> instruction: 0x46294632
    74f4:			; <UNDEFINED> instruction: 0xf7ff4620
    74f8:			; <UNDEFINED> instruction: 0x4603fbb1
    74fc:			; <UNDEFINED> instruction: 0x4620b110
    7500:	ldcllt	0, cr11, [r0, #-8]!
    7504:	strtmi	r6, [r0], -r2, lsr #16
    7508:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
    750c:			; <UNDEFINED> instruction: 0x46204798
    7510:	ldcllt	0, cr11, [r0, #-8]!
    7514:			; <UNDEFINED> instruction: 0xf0024620
    7518:			; <UNDEFINED> instruction: 0xf7fbf841
    751c:	svclt	0x0000ebda
    7520:	svcmi	0x00f0e92d
    7524:	stc	6, cr2, [sp, #-0]
    7528:			; <UNDEFINED> instruction: 0xf8df8b04
    752c:			; <UNDEFINED> instruction: 0xf8df28a0
    7530:	ldrbtmi	r3, [sl], #-2208	; 0xfffff760
    7534:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7538:			; <UNDEFINED> instruction: 0xf8dfb099
    753c:	ldmpl	r3, {r2, r3, r4, r7, fp, pc}^
    7540:	ldrbtmi	sl, [r8], #-2312	; 0xfffff6f8
    7544:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    7548:			; <UNDEFINED> instruction: 0xf04f9317
    754c:	strls	r0, [r7], -r0, lsl #6
    7550:	stc2l	0, cr15, [sl]
    7554:			; <UNDEFINED> instruction: 0xf0002800
    7558:	mrc	2, 5, r8, cr6, cr14, {0}
    755c:	andcs	r8, r1, #0, 22
    7560:	svcge	0x00109908
    7564:			; <UNDEFINED> instruction: 0xf8df9214
    7568:			; <UNDEFINED> instruction: 0xf8df3874
    756c:			; <UNDEFINED> instruction: 0xf8df2874
    7570:	ldrbtmi	r5, [sl], #-2164	; 0xfffff78c
    7574:	stmib	sp, {r4, ip, pc}^
    7578:	ldrbtmi	r6, [sp], #-1554	; 0xfffff9ee
    757c:	ldrvs	lr, [r5], -sp, asr #19
    7580:	bcs	442dac <_ZdlPv@@Base+0x439810>
    7584:			; <UNDEFINED> instruction: 0xf8589111
    7588:	movwls	r3, #12291	; 0x3003
    758c:			; <UNDEFINED> instruction: 0x4638601e
    7590:	blx	ff845592 <_ZdlPv@@Base+0xff83bff6>
    7594:			; <UNDEFINED> instruction: 0xf0002800
    7598:			; <UNDEFINED> instruction: 0xf8df81db
    759c:			; <UNDEFINED> instruction: 0xf04f184c
    75a0:	ldmdals	r6, {r8, fp}
    75a4:			; <UNDEFINED> instruction: 0xf7fb4479
    75a8:			; <UNDEFINED> instruction: 0xf8dfeb4e
    75ac:	ldrbtmi	r2, [sl], #-2112	; 0xfffff7c0
    75b0:	ldrmi	r4, [r0], -r2, lsl #13
    75b4:			; <UNDEFINED> instruction: 0xf855e002
    75b8:			; <UNDEFINED> instruction: 0x46990033
    75bc:			; <UNDEFINED> instruction: 0xf7fb4651
    75c0:			; <UNDEFINED> instruction: 0xf109ec1a
    75c4:	blx	fec081d0 <_ZdlPv@@Base+0xfebfec34>
    75c8:	strmi	pc, [r4], -r0, lsl #13
    75cc:	blcs	249bac <_ZdlPv@@Base+0x240610>
    75d0:			; <UNDEFINED> instruction: 0xf046bf88
    75d4:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    75d8:	movtlt	sp, #33005	; 0x80ed
    75dc:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    75e0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    75e4:	stc	7, cr15, [r6], {251}	; 0xfb
    75e8:	suble	r2, pc, r0, lsl #16
    75ec:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    75f0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    75f4:	bl	fffc55e8 <_ZdlPv@@Base+0xfffbc04c>
    75f8:	stmdacs	r0, {r2, r9, sl, lr}
    75fc:	addshi	pc, r8, r0
    7600:	ubfxeq	pc, pc, #17, #21
    7604:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    7608:	bl	ffd455fc <_ZdlPv@@Base+0xffd3c060>
    760c:			; <UNDEFINED> instruction: 0xf0002800
    7610:			; <UNDEFINED> instruction: 0xf8df810b
    7614:	ldrbmi	r0, [r1], -r8, ror #15
    7618:			; <UNDEFINED> instruction: 0xf7fb4478
    761c:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7620:			; <UNDEFINED> instruction: 0xf8dfd14c
    7624:	andcs	r3, r1, #220, 14	; 0x3700000
    7628:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    762c:			; <UNDEFINED> instruction: 0xe7ae601a
    7630:			; <UNDEFINED> instruction: 0x17d0f8df
    7634:			; <UNDEFINED> instruction: 0xf7fb4479
    7638:	strmi	lr, [r6], -r6, lsl #22
    763c:			; <UNDEFINED> instruction: 0xf0002800
    7640:			; <UNDEFINED> instruction: 0xf8df82fc
    7644:			; <UNDEFINED> instruction: 0xf8df37c4
    7648:	ldrbtmi	r1, [fp], #-1988	; 0xfffff83c
    764c:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    7650:			; <UNDEFINED> instruction: 0xf8d94479
    7654:			; <UNDEFINED> instruction: 0xf7fb2004
    7658:	stmdacs	r1, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    765c:			; <UNDEFINED> instruction: 0xf10dd097
    7660:			; <UNDEFINED> instruction: 0x46310930
    7664:			; <UNDEFINED> instruction: 0xf7fd4648
    7668:	blls	5875f4 <_ZdlPv@@Base+0x57e058>
    766c:			; <UNDEFINED> instruction: 0xf0402b00
    7670:			; <UNDEFINED> instruction: 0xf8df80a6
    7674:			; <UNDEFINED> instruction: 0x464a379c
    7678:			; <UNDEFINED> instruction: 0x1798f8df
    767c:			; <UNDEFINED> instruction: 0xf8584638
    7680:	ldrbtmi	r3, [r9], #-3
    7684:			; <UNDEFINED> instruction: 0xf7fe9300
    7688:	adds	pc, r8, sp, lsr fp	; <UNPREDICTABLE>
    768c:			; <UNDEFINED> instruction: 0x1788f8df
    7690:			; <UNDEFINED> instruction: 0xf7fb4479
    7694:			; <UNDEFINED> instruction: 0x4604ead8
    7698:			; <UNDEFINED> instruction: 0xf0002800
    769c:			; <UNDEFINED> instruction: 0xf7fb82e3
    76a0:	andcc	lr, r1, r4, lsl #23
    76a4:	b	ff745698 <_ZdlPv@@Base+0xff73c0fc>
    76a8:	strmi	r4, [r4], -r1, lsr #12
    76ac:	b	fffc56a0 <_ZdlPv@@Base+0xfffbc104>
    76b0:			; <UNDEFINED> instruction: 0x3768f8df
    76b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    76b8:			; <UNDEFINED> instruction: 0xe768601c
    76bc:			; <UNDEFINED> instruction: 0x0760f8df
    76c0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    76c4:	bl	fe5c56b8 <_ZdlPv@@Base+0xfe5bc11c>
    76c8:			; <UNDEFINED> instruction: 0xf8dfb930
    76cc:	andcs	r3, r1, #88, 14	; 0x1600000
    76d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    76d4:	smmla	sl, sl, r0, r6
    76d8:			; <UNDEFINED> instruction: 0x074cf8df
    76dc:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    76e0:	bl	fe2456d4 <_ZdlPv@@Base+0xfe23c138>
    76e4:	stmdacs	r0, {r2, r9, sl, lr}
    76e8:	sbcshi	pc, r3, r0
    76ec:			; <UNDEFINED> instruction: 0x073cf8df
    76f0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    76f4:	bl	1fc56e8 <_ZdlPv@@Base+0x1fbc14c>
    76f8:			; <UNDEFINED> instruction: 0xf0002800
    76fc:			; <UNDEFINED> instruction: 0xf8df818c
    7700:			; <UNDEFINED> instruction: 0x46510730
    7704:			; <UNDEFINED> instruction: 0xf7fb4478
    7708:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    770c:	adcshi	pc, sl, r0
    7710:			; <UNDEFINED> instruction: 0x0720f8df
    7714:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    7718:	bl	1b4570c <_ZdlPv@@Base+0x1b3c170>
    771c:			; <UNDEFINED> instruction: 0xf0402800
    7720:			; <UNDEFINED> instruction: 0xf8df8147
    7724:	andcs	r3, r1, #20, 14	; 0x500000
    7728:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    772c:			; <UNDEFINED> instruction: 0xe72e601a
    7730:			; <UNDEFINED> instruction: 0x1708f8df
    7734:			; <UNDEFINED> instruction: 0xf7fb4479
    7738:	strmi	lr, [r6], -r6, lsl #21
    773c:			; <UNDEFINED> instruction: 0xf0002800
    7740:			; <UNDEFINED> instruction: 0xf8df82a0
    7744:	bge	1cd33c <_ZdlPv@@Base+0x1c3da0>
    7748:			; <UNDEFINED> instruction: 0xf7fb4479
    774c:	stmdacs	r1, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    7750:	addshi	pc, r7, #64	; 0x40
    7754:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
    7758:	addshi	pc, r3, #64, 6
    775c:			; <UNDEFINED> instruction: 0xf06f3001
    7760:	addsmi	r4, r8, #96, 6	; 0x80000001
    7764:			; <UNDEFINED> instruction: 0xf04fbfa8
    7768:	ble	13b6c <_ZdlPv@@Base+0xa5d0>
    776c:			; <UNDEFINED> instruction: 0xf7fb0080
    7770:			; <UNDEFINED> instruction: 0xf8dfea78
    7774:	bls	1d52bc <_ZdlPv@@Base+0x1cbd20>
    7778:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    777c:			; <UNDEFINED> instruction: 0xf8ca2a00
    7780:	stclle	0, cr0, [r2, #-0]
    7784:			; <UNDEFINED> instruction: 0xb6c0f8df
    7788:			; <UNDEFINED> instruction: 0x96c0f8df
    778c:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    7790:	andcs	r4, r0, r9, asr r6
    7794:	b	15c5788 <_ZdlPv@@Base+0x15bc1ec>
    7798:	teqlt	r0, r6, lsl #12
    779c:	ldmdals	r6, {r0, r1, r5, sp, lr, pc}
    77a0:			; <UNDEFINED> instruction: 0xf7fb4649
    77a4:			; <UNDEFINED> instruction: 0x4606ea50
    77a8:	ldrtmi	fp, [r8], -r8, ror #19
    77ac:	blx	ff4c57ac <_ZdlPv@@Base+0xff4bc210>
    77b0:	mvnsle	r2, r0, lsl #16
    77b4:	blcs	2e410 <_ZdlPv@@Base+0x24e74>
    77b8:	rschi	pc, r0, r0
    77bc:	ldrtmi	r2, [r8], -r0, lsl #8
    77c0:	blx	fee457c0 <_ZdlPv@@Base+0xfee3c224>
    77c4:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    77c8:			; <UNDEFINED> instruction: 0x3604f8df
    77cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77d0:	blls	5e1840 <_ZdlPv@@Base+0x5d82a4>
    77d4:			; <UNDEFINED> instruction: 0xf040405a
    77d8:			; <UNDEFINED> instruction: 0x462082df
    77dc:	ldc	0, cr11, [sp], #100	; 0x64
    77e0:	pop	{r2, r8, r9, fp, pc}
    77e4:	shsub8mi	r8, r0, r0
    77e8:	b	ff7c57dc <_ZdlPv@@Base+0xff7bc240>
    77ec:			; <UNDEFINED> instruction: 0xf7fb3001
    77f0:			; <UNDEFINED> instruction: 0x4631ea38
    77f4:			; <UNDEFINED> instruction: 0xf7fb4606
    77f8:			; <UNDEFINED> instruction: 0xf8daea5a
    77fc:	blls	1cf804 <_ZdlPv@@Base+0x1c6268>
    7800:	eorvs	pc, r4, r2, asr #16
    7804:	adcmi	r3, r3, #16777216	; 0x1000000
    7808:			; <UNDEFINED> instruction: 0xf8dfdcc2
    780c:	andcs	r1, r0, r8, asr #12
    7810:			; <UNDEFINED> instruction: 0xf7fb4479
    7814:	stmdacs	r0, {r3, r4, r9, fp, sp, lr, pc}
    7818:	adchi	pc, pc, #64	; 0x40
    781c:	ldrdcc	pc, [r0], -sl
    7820:			; <UNDEFINED> instruction: 0xf8439a07
    7824:	ldrt	r0, [r2], r2, lsr #32
    7828:			; <UNDEFINED> instruction: 0x162cf8df
    782c:			; <UNDEFINED> instruction: 0xf7fb4479
    7830:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    7834:	subshi	pc, r6, #0
    7838:			; <UNDEFINED> instruction: 0x3620f8df
    783c:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7840:			; <UNDEFINED> instruction: 0xa61cf8df
    7844:			; <UNDEFINED> instruction: 0xf858ac0a
    7848:	ldrbtmi	r6, [sl], #3
    784c:	strbmi	r4, [sl], -r3, lsr #12
    7850:			; <UNDEFINED> instruction: 0xf7ff4631
    7854:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    7858:			; <UNDEFINED> instruction: 0x4651d154
    785c:	ldmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7860:	mvnsle	r2, r0, lsl #16
    7864:	blcs	2e4c0 <_ZdlPv@@Base+0x24f24>
    7868:			; <UNDEFINED> instruction: 0xf8dfd1a8
    786c:	ldrtmi	r3, [r8], -r4, lsr #11
    7870:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7874:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7878:			; <UNDEFINED> instruction: 0x461a4479
    787c:			; <UNDEFINED> instruction: 0xf7fe9300
    7880:	ldr	pc, [fp, r1, asr #20]
    7884:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7888:			; <UNDEFINED> instruction: 0xf8582201
    788c:	andsvs	r3, sl, r3
    7890:	subcs	lr, r0, sp, ror r6
    7894:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7898:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    789c:	bleq	839e0 <_ZdlPv@@Base+0x7a444>
    78a0:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    78a4:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    78a8:			; <UNDEFINED> instruction: 0xf858447a
    78ac:	cdp	0, 0, cr3, cr9, cr3, {0}
    78b0:	movwls	r2, #19088	; 0x4a90
    78b4:	mrc	0, 0, r6, cr9, cr8, {0}
    78b8:	mulcs	r0, r0, sl
    78bc:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78c0:	smlalbblt	r4, r8, r2, r6
    78c4:	mnfem	f6, f3
    78c8:	ldmdals	r6, {r4, r9, fp, ip}
    78cc:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78d0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    78d4:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
    78d8:			; <UNDEFINED> instruction: 0xf7fe4638
    78dc:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    78e0:	blls	57c0ac <_ZdlPv@@Base+0x572b10>
    78e4:			; <UNDEFINED> instruction: 0xf47f2b00
    78e8:			; <UNDEFINED> instruction: 0xf8dfaf6a
    78ec:	ldrtmi	r3, [r8], -r4, lsr #10
    78f0:	strne	pc, [r0, #2271]	; 0x8df
    78f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    78f8:			; <UNDEFINED> instruction: 0x461a4479
    78fc:			; <UNDEFINED> instruction: 0xf7fe9300
    7900:	ldrb	pc, [ip, -r1, lsl #20]	; <UNPREDICTABLE>
    7904:	vmov.f64	d9, #3	; 0x40180000  2.375
    7908:	vldr	d4, [sp, #288]	; 0x120
    790c:			; <UNDEFINED> instruction: 0xf8df6b0a
    7910:	ldmdavs	fp, {r3, r5, r6, r8, sl, sp}
    7914:	blpl	342f90 <_ZdlPv@@Base+0x3399f4>
    7918:	cdp	3, 0, cr9, cr7, cr4, {0}
    791c:			; <UNDEFINED> instruction: 0xf8583a90
    7920:			; <UNDEFINED> instruction: 0xf8df2002
    7924:	mrc	5, 5, r3, cr8, cr8, {2}
    7928:	vmls.f64	d7, d23, d23
    792c:	vmov.f64	d4, #6	; 0x40300000  2.750
    7930:	vmov.f64	d6, d4
    7934:	vmls.f64	d4, d7, d8
    7938:	vmov.f64	d4, #213	; 0xbea80000 -0.3281250
    793c:	vstr	d6, [r2, #792]	; 0x318
    7940:	vmov.f32	s12, #208	; 0xbe800000 -0.250
    7944:			; <UNDEFINED> instruction: 0xf8587bc4
    7948:	stc	0, cr3, [r3, #12]
    794c:	ldr	r7, [lr], -r0, lsl #20
    7950:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    7954:			; <UNDEFINED> instruction: 0xf0402b00
    7958:	blls	567c5c <_ZdlPv@@Base+0x55e6c0>
    795c:			; <UNDEFINED> instruction: 0xf47f2b00
    7960:			; <UNDEFINED> instruction: 0xf8dfaf2d
    7964:	ldrtmi	r3, [r8], -ip, lsr #9
    7968:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    796c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7970:			; <UNDEFINED> instruction: 0x461a4479
    7974:			; <UNDEFINED> instruction: 0xf7fe9300
    7978:	ldr	pc, [pc, -r5, asr #19]
    797c:	ldrcc	pc, [r0], #2271	; 0x8df
    7980:			; <UNDEFINED> instruction: 0xf8df4638
    7984:			; <UNDEFINED> instruction: 0xf8581500
    7988:	ldrbtmi	r3, [r9], #-3
    798c:	movwls	r4, #1562	; 0x61a
    7990:			; <UNDEFINED> instruction: 0xf9b8f7fe
    7994:			; <UNDEFINED> instruction: 0xf8dfe712
    7998:			; <UNDEFINED> instruction: 0x46043478
    799c:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    79a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    79a4:			; <UNDEFINED> instruction: 0x461a4478
    79a8:			; <UNDEFINED> instruction: 0xf7fd4619
    79ac:			; <UNDEFINED> instruction: 0xe709ffbd
    79b0:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    79b4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    79b8:	b	7459ac <_ZdlPv@@Base+0x73c410>
    79bc:			; <UNDEFINED> instruction: 0xf0002800
    79c0:			; <UNDEFINED> instruction: 0xf8df810e
    79c4:	ldrbmi	r0, [r1], -ip, asr #9
    79c8:			; <UNDEFINED> instruction: 0xf7fb4478
    79cc:	stmdacs	r0, {r2, r4, r9, fp, sp, lr, pc}
    79d0:	msrhi	SPSR_fs, r0
    79d4:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    79d8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    79dc:	b	2c59d0 <_ZdlPv@@Base+0x2bc434>
    79e0:	adcsle	r2, r5, r0, lsl #16
    79e4:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    79e8:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    79ec:	blcs	21a80 <_ZdlPv@@Base+0x184e4>
    79f0:	cfstrdge	mvd15, [sp, #252]	; 0xfc
    79f4:	strtne	pc, [r4], #2271	; 0x8df
    79f8:	ldrbtmi	r2, [r9], #-0
    79fc:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a00:	strmi	r6, [r1], -r4, lsr #16
    7a04:			; <UNDEFINED> instruction: 0xf7feb110
    7a08:			; <UNDEFINED> instruction: 0x4601f951
    7a0c:	tstcs	r1, #3620864	; 0x374000
    7a10:	sbfxmi	r4, r0, #12, #1
    7a14:			; <UNDEFINED> instruction: 0x2014e5bb
    7a18:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a1c:	strcs	pc, [r0], #2271	; 0x8df
    7a20:			; <UNDEFINED> instruction: 0xf8df2300
    7a24:	ldrmi	r1, [sl], r0, lsl #9
    7a28:			; <UNDEFINED> instruction: 0xf8582605
    7a2c:	ldrbtmi	r2, [r9], #-2
    7a30:	movwcc	lr, #2496	; 0x9c0
    7a34:	bne	fe443260 <_ZdlPv@@Base+0xfe439cc4>
    7a38:	movwcc	lr, #10688	; 0x29c0
    7a3c:	andsvs	r9, r0, r4, lsl #4
    7a40:	and	r6, lr, r3, lsl #2
    7a44:			; <UNDEFINED> instruction: 0xf7fb4648
    7a48:			; <UNDEFINED> instruction: 0x3001e9b0
    7a4c:	stmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a50:	strmi	r4, [r4], -r9, asr #12
    7a54:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a58:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    7a5c:	eormi	pc, sl, r3, asr #16
    7a60:	mrc	6, 0, r4, cr9, cr10, {6}
    7a64:	mulcs	r0, r0, sl
    7a68:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a6c:	pkhtbmi	r4, r1, r4, asr #12
    7a70:			; <UNDEFINED> instruction: 0xf43f2800
    7a74:			; <UNDEFINED> instruction: 0xf10aad8c
    7a78:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    7a7c:	blls	13ee0c <_ZdlPv@@Base+0x135870>
    7a80:	ldmdavs	fp, {r1, r2, r4, r5, r6}
    7a84:			; <UNDEFINED> instruction: 0xf06f9305
    7a88:	addsmi	r4, lr, #96, 6	; 0x80000001
    7a8c:	ldrhteq	fp, [r0], r4
    7a90:	rscscc	pc, pc, pc, asr #32
    7a94:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a98:	andsvs	r9, r8, r4, lsl #22
    7a9c:	svceq	0x0000f1ba
    7aa0:	blls	17bad4 <_ZdlPv@@Base+0x172538>
    7aa4:	bl	cf6b4 <_ZdlPv@@Base+0xc6118>
    7aa8:			; <UNDEFINED> instruction: 0xf8530c8a
    7aac:	strbmi	r1, [r3, #-2820]!	; 0xfffff4fc
    7ab0:	svcne	0x0004f842
    7ab4:	ldrmi	sp, [r2, #505]!	; 0x1f9
    7ab8:	bl	3e2dc <_ZdlPv@@Base+0x34d40>
    7abc:	strcc	r0, [r1], #-900	; 0xfffffc7c
    7ac0:	adcmi	r2, r6, #0, 4
    7ac4:	blcs	145bd8 <_ZdlPv@@Base+0x13c63c>
    7ac8:	blls	17eeb4 <_ZdlPv@@Base+0x175918>
    7acc:	adcsle	r2, r9, r0, lsl #22
    7ad0:			; <UNDEFINED> instruction: 0xf7fb9805
    7ad4:	ldr	lr, [r5, r6, lsr #18]!
    7ad8:			; <UNDEFINED> instruction: 0xf8584bf3
    7adc:	ldmdavs	fp, {r0, r1, ip, sp}
    7ae0:			; <UNDEFINED> instruction: 0xf0002b00
    7ae4:	blmi	ff5e7cf4 <_ZdlPv@@Base+0xff5de758>
    7ae8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7aec:	blcs	21b60 <_ZdlPv@@Base+0x185c4>
    7af0:	rschi	pc, r9, r0
    7af4:			; <UNDEFINED> instruction: 0xf8584bdd
    7af8:	ldmdavs	fp, {r0, r1, ip, sp}
    7afc:			; <UNDEFINED> instruction: 0xf0002b00
    7b00:	blmi	ffaa7f80 <_ZdlPv@@Base+0xffa9e9e4>
    7b04:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7b08:	blcs	21b7c <_ZdlPv@@Base+0x185e0>
    7b0c:	tsthi	r8, r0, asr #6	; <UNPREDICTABLE>
    7b10:			; <UNDEFINED> instruction: 0xf8584be7
    7b14:	ldmdavs	fp, {r0, r1, ip, sp}
    7b18:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    7b1c:	blmi	ff967eec <_ZdlPv@@Base+0xff95e950>
    7b20:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7b24:	blcs	21b98 <_ZdlPv@@Base+0x185fc>
    7b28:	strcs	fp, [r1], #-4040	; 0xfffff038
    7b2c:	mcrge	7, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    7b30:	blcs	2e78c <_ZdlPv@@Base+0x251f0>
    7b34:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    7b38:			; <UNDEFINED> instruction: 0x46384bb5
    7b3c:			; <UNDEFINED> instruction: 0xf85849de
    7b40:	ldrbtmi	r3, [r9], #-3
    7b44:	movwls	r4, #1562	; 0x61a
    7b48:			; <UNDEFINED> instruction: 0xf8dcf7fe
    7b4c:	ldmibmi	fp, {r1, r2, r4, r5, r9, sl, sp, lr, pc}^
    7b50:	bge	272780 <_ZdlPv@@Base+0x2691e4>
    7b54:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    7b58:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b5c:	rsble	r2, r8, r1, lsl #16
    7b60:	cmple	r1, r2, lsl #16
    7b64:	andcc	lr, r9, #3620864	; 0x374000
    7b68:	svclt	0x00b4429a
    7b6c:	andcs	r2, r1, #0, 4
    7b70:	svclt	0x00b42b00
    7b74:			; <UNDEFINED> instruction: 0xf0022200
    7b78:	bcs	8384 <__printf_chk@plt+0x54a4>
    7b7c:	bls	13bc94 <_ZdlPv@@Base+0x1326f8>
    7b80:			; <UNDEFINED> instruction: 0xf8d245cb
    7b84:	blle	76fb8c <_ZdlPv@@Base+0x7665f0>
    7b88:	movteq	lr, #39503	; 0x9a4f
    7b8c:			; <UNDEFINED> instruction: 0xf06f9305
    7b90:	bl	fecd8918 <_ZdlPv@@Base+0xfeccf37c>
    7b94:	svclt	0x00cc0f49
    7b98:	sbceq	lr, r9, pc, asr #20
    7b9c:	rscscc	pc, pc, pc, asr #32
    7ba0:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ba4:	b	13ee7bc <_ZdlPv@@Base+0x13e5220>
    7ba8:	ldrbmi	r0, [r1], -r9, lsl #5
    7bac:			; <UNDEFINED> instruction: 0xf7fb6018
    7bb0:	ldrbmi	lr, [r0], -sl, ror #17
    7bb4:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bb8:			; <UNDEFINED> instruction: 0xf8dd9b04
    7bbc:			; <UNDEFINED> instruction: 0xf8d39014
    7bc0:	blls	26fbc8 <_ZdlPv@@Base+0x26662c>
    7bc4:	addeq	lr, fp, #10240	; 0x2800
    7bc8:	stccc	8, cr15, [r4], {66}	; 0x42
    7bcc:			; <UNDEFINED> instruction: 0xf0002b00
    7bd0:	blls	2a7f6c <_ZdlPv@@Base+0x29e9d0>
    7bd4:	eorcc	pc, fp, sl, asr #16
    7bd8:	bleq	c400c <_ZdlPv@@Base+0xbaa70>
    7bdc:	blmi	fee41590 <_ZdlPv@@Base+0xfee37ff4>
    7be0:			; <UNDEFINED> instruction: 0xf8582201
    7be4:	andsvs	r3, sl, r3
    7be8:	blls	580f34 <_ZdlPv@@Base+0x577998>
    7bec:			; <UNDEFINED> instruction: 0xf47f2b00
    7bf0:	blmi	fe1f338c <_ZdlPv@@Base+0xfe1e9df0>
    7bf4:	ldmibmi	r3!, {r3, r4, r5, r9, sl, lr}
    7bf8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7bfc:			; <UNDEFINED> instruction: 0x461a4479
    7c00:			; <UNDEFINED> instruction: 0xf7fe9300
    7c04:	ldrb	pc, [r9, #2175]	; 0x87f	; <UNPREDICTABLE>
    7c08:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7c0c:			; <UNDEFINED> instruction: 0x46484651
    7c10:	stc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
    7c14:	blcs	2e870 <_ZdlPv@@Base+0x252d4>
    7c18:	cfldrdge	mvd15, [r1, #508]	; 0x1fc
    7c1c:			; <UNDEFINED> instruction: 0x464a4b7c
    7c20:	ldrtmi	r4, [r8], -r9, lsr #19
    7c24:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7c28:	movwls	r4, #1145	; 0x479
    7c2c:			; <UNDEFINED> instruction: 0xf86af7fe
    7c30:	blls	28134c <_ZdlPv@@Base+0x277db0>
    7c34:	movwls	r4, #42546	; 0xa632
    7c38:			; <UNDEFINED> instruction: 0xf10de79a
    7c3c:			; <UNDEFINED> instruction: 0x46510930
    7c40:			; <UNDEFINED> instruction: 0xf7fd4648
    7c44:	blls	587018 <_ZdlPv@@Base+0x57da7c>
    7c48:			; <UNDEFINED> instruction: 0xf47f2b00
    7c4c:	blmi	1c33334 <_ZdlPv@@Base+0x1c29d98>
    7c50:	ldmibmi	lr, {r1, r3, r6, r9, sl, lr}
    7c54:			; <UNDEFINED> instruction: 0xf8584638
    7c58:	ldrbtmi	r3, [r9], #-3
    7c5c:			; <UNDEFINED> instruction: 0xf7fe9300
    7c60:	str	pc, [ip, #2129]!	; 0x851
    7c64:	blcs	2e8c0 <_ZdlPv@@Base+0x25324>
    7c68:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
    7c6c:	ldrtmi	r4, [r8], -r8, ror #22
    7c70:			; <UNDEFINED> instruction: 0xf8584997
    7c74:	ldrbtmi	r3, [r9], #-3
    7c78:	movwls	r4, #1562	; 0x61a
    7c7c:			; <UNDEFINED> instruction: 0xf842f7fe
    7c80:			; <UNDEFINED> instruction: 0xf10de59c
    7c84:			; <UNDEFINED> instruction: 0x46310930
    7c88:			; <UNDEFINED> instruction: 0xf7fd4648
    7c8c:	blls	586fd0 <_ZdlPv@@Base+0x57da34>
    7c90:			; <UNDEFINED> instruction: 0xf47f2b00
    7c94:	blmi	17b32ec <_ZdlPv@@Base+0x17a9d50>
    7c98:	stmibmi	lr, {r1, r3, r6, r9, sl, lr}
    7c9c:			; <UNDEFINED> instruction: 0xf8584638
    7ca0:	ldrbtmi	r3, [r9], #-3
    7ca4:			; <UNDEFINED> instruction: 0xf7fe9300
    7ca8:	str	pc, [r8, #2093]	; 0x82d
    7cac:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
    7cb0:	svc	0x00c8f7fa
    7cb4:	subsle	r2, r1, r0, lsl #16
    7cb8:	stc2l	0, cr15, [r6], {2}
    7cbc:			; <UNDEFINED> instruction: 0xf8584b87
    7cc0:	andsvs	r3, r8, r3
    7cc4:	blls	580e58 <_ZdlPv@@Base+0x5778bc>
    7cc8:			; <UNDEFINED> instruction: 0xf47f2b00
    7ccc:	blmi	14332b0 <_ZdlPv@@Base+0x1429d14>
    7cd0:	stmibmi	r3, {r3, r4, r5, r9, sl, lr}
    7cd4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7cd8:			; <UNDEFINED> instruction: 0x461a4479
    7cdc:			; <UNDEFINED> instruction: 0xf7fe9300
    7ce0:	strb	pc, [fp, #-2065]!	; 0xfffff7ef	; <UNPREDICTABLE>
    7ce4:	blcs	2e940 <_ZdlPv@@Base+0x253a4>
    7ce8:	cfstrdge	mvd15, [r8, #-508]!	; 0xfffffe04
    7cec:	ldrtmi	r4, [r8], -r8, asr #22
    7cf0:			; <UNDEFINED> instruction: 0xf858497c
    7cf4:	ldrbtmi	r3, [r9], #-3
    7cf8:	movwls	r4, #1562	; 0x61a
    7cfc:			; <UNDEFINED> instruction: 0xf802f7fe
    7d00:	blls	581278 <_ZdlPv@@Base+0x577cdc>
    7d04:			; <UNDEFINED> instruction: 0xf47f2b00
    7d08:	blmi	1073274 <_ZdlPv@@Base+0x1069cd8>
    7d0c:	ldmdbmi	r6!, {r3, r4, r5, r9, sl, lr}^
    7d10:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7d14:			; <UNDEFINED> instruction: 0x461a4479
    7d18:			; <UNDEFINED> instruction: 0xf7fd9300
    7d1c:	strb	pc, [sp, #-4083]	; 0xfffff00d	; <UNPREDICTABLE>
    7d20:	blcs	2e97c <_ZdlPv@@Base+0x253e0>
    7d24:	cfstrdge	mvd15, [sl, #-508]	; 0xfffffe04
    7d28:			; <UNDEFINED> instruction: 0x46384b39
    7d2c:			; <UNDEFINED> instruction: 0xf858496f
    7d30:	ldrbtmi	r3, [r9], #-3
    7d34:	movwls	r4, #1562	; 0x61a
    7d38:			; <UNDEFINED> instruction: 0xffe4f7fd
    7d3c:	blls	58123c <_ZdlPv@@Base+0x577ca0>
    7d40:			; <UNDEFINED> instruction: 0xf47f2b00
    7d44:	blmi	cb3238 <_ZdlPv@@Base+0xca9c9c>
    7d48:	stmdbmi	r9!, {r3, r4, r5, r9, sl, lr}^
    7d4c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7d50:			; <UNDEFINED> instruction: 0x461a4479
    7d54:			; <UNDEFINED> instruction: 0xf7fd9300
    7d58:	str	pc, [pc, #-4053]!	; 6d8b <__printf_chk@plt+0x3eab>
    7d5c:	blcs	2e9b8 <_ZdlPv@@Base+0x2541c>
    7d60:	cfstrsge	mvf15, [ip, #-508]!	; 0xfffffe04
    7d64:	ldrtmi	r4, [r8], -sl, lsr #22
    7d68:			; <UNDEFINED> instruction: 0xf8584962
    7d6c:	ldrbtmi	r3, [r9], #-3
    7d70:	movwls	r4, #1562	; 0x61a
    7d74:			; <UNDEFINED> instruction: 0xffc6f7fd
    7d78:	blls	581200 <_ZdlPv@@Base+0x577c64>
    7d7c:			; <UNDEFINED> instruction: 0xf47f2b00
    7d80:	blmi	8f31fc <_ZdlPv@@Base+0x8e9c60>
    7d84:	ldmdbmi	ip, {r3, r4, r5, r9, sl, lr}^
    7d88:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7d8c:			; <UNDEFINED> instruction: 0x461a4479
    7d90:			; <UNDEFINED> instruction: 0xf7fd9300
    7d94:	ldr	pc, [r1, #-4023]	; 0xfffff049
    7d98:	svc	0x0094f7fa
    7d9c:	svceq	0x0001f1bb
    7da0:	blge	ffd84fa4 <_ZdlPv@@Base+0xffd7ba08>
    7da4:	blcs	2ea00 <_ZdlPv@@Base+0x25464>
    7da8:	cfstrsge	mvf15, [r8, #-508]	; 0xfffffe04
    7dac:			; <UNDEFINED> instruction: 0x46384b18
    7db0:			; <UNDEFINED> instruction: 0xf8584952
    7db4:	ldrbtmi	r3, [r9], #-3
    7db8:	movwls	r4, #1562	; 0x61a
    7dbc:			; <UNDEFINED> instruction: 0xffa2f7fd
    7dc0:			; <UNDEFINED> instruction: 0x4638e4fc
    7dc4:			; <UNDEFINED> instruction: 0xffb6f7fd
    7dc8:	svc	0x0082f7fa
    7dcc:	strdeq	r8, [r1], -lr
    7dd0:	andeq	r0, r0, r8, lsr #2
    7dd4:	andeq	r5, r0, lr, lsr r3
    7dd8:	andeq	r8, r1, ip, ror #17
    7ddc:	andeq	r0, r0, r8, lsl r1
    7de0:	andeq	r5, r0, sl, asr r3
    7de4:	andeq	r8, r1, r6, asr #14
    7de8:	andeq	r5, r0, r8, lsr #6
    7dec:	strdeq	r5, [r0], -r6
    7df0:	andeq	r5, r0, lr, lsl #12
    7df4:	muleq	r0, r2, r6
    7df8:	andeq	r5, r0, r6, lsl #13
    7dfc:			; <UNDEFINED> instruction: 0x000056b8
    7e00:	andeq	r0, r0, r4, lsr r1
    7e04:	muleq	r0, r8, r2
    7e08:	andeq	r8, r1, r6, ror r6
    7e0c:	muleq	r0, r0, r2
    7e10:	andeq	r0, r0, r4, ror r1
    7e14:	andeq	r5, r0, lr, asr r5
    7e18:	andeq	r5, r0, ip, lsr r2
    7e1c:	andeq	r0, r0, r8, asr r1
    7e20:	andeq	r5, r0, r2, lsr #12
    7e24:	andeq	r0, r0, r4, asr #3
    7e28:	andeq	r5, r0, r6, lsl r6
    7e2c:	andeq	r5, r0, r6, ror #12
    7e30:	andeq	r5, r0, ip, asr r6
    7e34:	andeq	r5, r0, r6, asr r6
    7e38:	andeq	r0, r0, ip, ror r1
    7e3c:	muleq	r0, r8, r1
    7e40:	muleq	r0, r8, r1
    7e44:	andeq	r0, r0, r4, ror #2
    7e48:	andeq	r5, r0, r0, asr #2
    7e4c:	andeq	r5, r0, lr, lsr r1
    7e50:	andeq	r8, r1, r4, ror #12
    7e54:	strheq	r5, [r0], -ip
    7e58:	andeq	r5, r0, r0, lsr #1
    7e5c:	andeq	r0, r0, r8, asr #2
    7e60:	andeq	r5, r0, r2, lsl #1
    7e64:	andeq	r5, r0, r8, asr #8
    7e68:	andeq	r0, r0, r4, lsl #3
    7e6c:	andeq	r0, r0, r4, asr r1
    7e70:	andeq	r5, r0, r4, lsr #32
    7e74:	andeq	r5, r0, r4, lsl #8
    7e78:	andeq	r0, r0, r8, lsr r1
    7e7c:	muleq	r0, r4, r1
    7e80:	andeq	r5, r0, r0, ror #8
    7e84:	andeq	r5, r0, lr, lsr #5
    7e88:	andeq	r5, r0, r4, lsl #4
    7e8c:	ldrdeq	r5, [r0], -r2
    7e90:	andeq	r5, r0, r8, asr #7
    7e94:	andeq	r4, r0, r2, ror #31
    7e98:	andeq	r0, r0, ip, lsr #3
    7e9c:	andeq	r4, r0, r6, ror #16
    7ea0:	andeq	r0, r0, r0, ror #2
    7ea4:	muleq	r0, lr, lr
    7ea8:	andeq	r0, r0, r0, lsr #2
    7eac:			; <UNDEFINED> instruction: 0x000001bc
    7eb0:	andeq	r0, r0, ip, lsl #3
    7eb4:	andeq	r0, r0, ip, lsr #2
    7eb8:	andeq	r5, r0, sl, lsl r3
    7ebc:	andeq	r5, r0, lr, asr #3
    7ec0:	andeq	r0, r0, ip, lsl r1
    7ec4:	andeq	r5, r0, ip, ror #3
    7ec8:	andeq	r5, r0, r4, lsl #2
    7ecc:	andeq	r4, r0, r6, ror #30
    7ed0:	andeq	r4, r0, r2, lsl #31
    7ed4:	andeq	r4, r0, sl, ror pc
    7ed8:	andeq	r4, r0, lr, lsl ip
    7edc:	andeq	r0, r0, r4, asr #2
    7ee0:	andeq	r5, r0, ip, lsr #2
    7ee4:	andeq	r4, r0, r2, lsr #31
    7ee8:	andeq	r5, r0, r8, lsr r1
    7eec:	andeq	r5, r0, r2, lsl #2
    7ef0:	andeq	r5, r0, ip, asr #1
    7ef4:	andeq	r5, r0, r2, lsr r0
    7ef8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    7efc:	andeq	r4, r0, sl, lsl #31
    7f00:	bmi	11ab14 <_ZdlPv@@Base+0x111578>
    7f04:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7f08:	andsvs	r6, r8, sl, lsl r8
    7f0c:			; <UNDEFINED> instruction: 0x47704610
    7f10:	andeq	r7, r1, ip, lsr #30
    7f14:	andeq	r0, r0, ip, lsr #3
    7f18:	stmdami	r2, {r0, r9, sl, lr}
    7f1c:			; <UNDEFINED> instruction: 0xf0014478
    7f20:	svclt	0x0000bed5
    7f24:	strdeq	fp, [r1], -r0
    7f28:	strdlt	fp, [r3], r0
    7f2c:	strmi	r4, [r7], -lr, lsl #12
    7f30:	svc	0x003af7fa
    7f34:	bmi	4db384 <_ZdlPv@@Base+0x4d1de8>
    7f38:			; <UNDEFINED> instruction: 0x462b447d
    7f3c:	strmi	r5, [r4], -sp, lsr #17
    7f40:			; <UNDEFINED> instruction: 0xf7fa6828
    7f44:	strtmi	lr, [r0], #-3890	; 0xfffff0ce
    7f48:			; <UNDEFINED> instruction: 0xf7fa3005
    7f4c:	stmdavs	sp!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    7f50:			; <UNDEFINED> instruction: 0xf04f4b0d
    7f54:	strdcs	r3, [r1, -pc]
    7f58:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
    7f5c:	strmi	r9, [r4], -r0, lsl #10
    7f60:	svc	0x007af7fa
    7f64:	ldrtmi	r4, [r2], -r9, lsl #16
    7f68:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    7f6c:	cdp2	0, 15, cr15, cr10, cr1, {0}
    7f70:	strtmi	r4, [r0], -r5, lsl #12
    7f74:	mrc	7, 6, APSR_nzcv, cr4, cr10, {7}
    7f78:	andlt	r4, r3, r8, lsr #12
    7f7c:	svclt	0x0000bdf0
    7f80:	strdeq	r7, [r1], -r8
    7f84:	andeq	r0, r0, r0, asr r1
    7f88:	andeq	r4, r0, sl, ror pc
    7f8c:	andeq	fp, r1, r2, lsr #23
    7f90:	svcmi	0x00f0e92d
    7f94:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    7f98:			; <UNDEFINED> instruction: 0xf8d18608
    7f9c:	ldrmi	lr, [r0, #0]!
    7fa0:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    7fa4:	bl	37ea4 <_ZdlPv@@Base+0x2e908>
    7fa8:	ldrbtmi	r0, [r7], -r6, lsl #25
    7fac:	ble	7998c0 <_ZdlPv@@Base+0x790324>
    7fb0:	bl	fe98eea0 <_ZdlPv@@Base+0xfe985904>
    7fb4:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    7fb8:	bl	fe9ff448 <_ZdlPv@@Base+0xfe9f5eac>
    7fbc:	ldrmi	r0, [r9], #1801	; 0x709
    7fc0:	addeq	lr, r3, #0, 22
    7fc4:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    7fc8:	streq	lr, [r7], #2816	; 0xb00
    7fcc:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    7fd0:	blne	1460e0 <_ZdlPv@@Base+0x13cb44>
    7fd4:			; <UNDEFINED> instruction: 0xf8444591
    7fd8:	mvnsle	r5, r4, lsl #22
    7fdc:	svclt	0x00d442b7
    7fe0:	andcs	r2, r1, #0, 4
    7fe4:	svclt	0x00a842b3
    7fe8:	bcs	107f0 <_ZdlPv@@Base+0x7254>
    7fec:	bl	febbc774 <_ZdlPv@@Base+0xfebb31d8>
    7ff0:			; <UNDEFINED> instruction: 0xf8cb0606
    7ff4:	strbmi	lr, [r6], #-36	; 0xffffffdc
    7ff8:	eorvs	pc, r0, fp, asr #17
    7ffc:	svchi	0x00f0e8bd
    8000:	beq	102c10 <_ZdlPv@@Base+0xf9674>
    8004:	orreq	lr, r3, #0, 22
    8008:	bl	19998 <_ZdlPv@@Base+0x103fc>
    800c:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    8010:			; <UNDEFINED> instruction: 0xf843681d
    8014:	ldrmi	r4, [r9, #2820]	; 0xb04
    8018:	blpl	146128 <_ZdlPv@@Base+0x13cb8c>
    801c:			; <UNDEFINED> instruction: 0x4653d1f7
    8020:	svclt	0x0000e7dc
    8024:	svcmi	0x00f0e92d
    8028:			; <UNDEFINED> instruction: 0x4692b091
    802c:	ldcls	8, cr7, [sp], {18}
    8030:	movwls	r2, #14906	; 0x3a3a
    8034:	stmdavs	r5!, {r1, r8, ip, pc}^
    8038:	movwcs	fp, #3852	; 0xf0c
    803c:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    8040:			; <UNDEFINED> instruction: 0xf8df9304
    8044:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    8048:	vcgt.u8	d25, d0, d5
    804c:	stmdavs	r3!, {r2, r6, r7, pc}
    8050:	rscvs	r2, r2, r0, lsl #4
    8054:	cmple	r5, r0, lsl #22
    8058:	eorvs	r2, r3, r1, lsl #6
    805c:	andcs	r6, r0, #805306374	; 0x30000006
    8060:	blls	7208f4 <_ZdlPv@@Base+0x717358>
    8064:	blcs	205f4 <_ZdlPv@@Base+0x17058>
    8068:	addshi	pc, r7, r0
    806c:	mvnvs	r2, r1, lsl #6
    8070:	mulne	r0, sl, r8
    8074:			; <UNDEFINED> instruction: 0xf000292d
    8078:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    807c:			; <UNDEFINED> instruction: 0x61a2bf1c
    8080:	tstle	r3, r3, lsr #2
    8084:	beq	844b4 <_ZdlPv@@Base+0x7af18>
    8088:			; <UNDEFINED> instruction: 0x612361a2
    808c:	bvs	18e211c <_ZdlPv@@Base+0x18d8b80>
    8090:	bvs	8d8ae4 <_ZdlPv@@Base+0x8cf548>
    8094:	rsbvs	fp, r2, #200, 30	; 0x320
    8098:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    809c:	eorvs	fp, r2, #184, 30	; 0x2e0
    80a0:			; <UNDEFINED> instruction: 0xf0002b01
    80a4:	addsmi	r8, r6, #155	; 0x9b
    80a8:	addshi	pc, r0, r0
    80ac:			; <UNDEFINED> instruction: 0xf8509802
    80b0:	stmdavc	fp!, {r1, r5, ip, lr}
    80b4:	cmnle	r2, sp, lsr #22
    80b8:	blcs	b6626c <_ZdlPv@@Base+0xb5ccd0>
    80bc:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    80c0:	cmple	ip, r0, lsl #22
    80c4:	andcc	r6, r1, #143360	; 0x23000
    80c8:	eorvs	r6, r2, r1, ror #20
    80cc:			; <UNDEFINED> instruction: 0xf000428b
    80d0:	addmi	r8, sl, #0, 4
    80d4:	strtmi	sp, [r1], -r3
    80d8:			; <UNDEFINED> instruction: 0xff5af7ff
    80dc:	rsbvs	r6, r6, #143360	; 0x23000
    80e0:	rsbs	r6, r5, r6, lsr #32
    80e4:	bcs	22574 <_ZdlPv@@Base+0x18fd8>
    80e8:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    80ec:	sbcle	r2, sp, r0, lsl #26
    80f0:	blcs	261a4 <_ZdlPv@@Base+0x1cc08>
    80f4:	blls	fc424 <_ZdlPv@@Base+0xf2e88>
    80f8:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    80fc:	movwls	r9, #31234	; 0x7a02
    8100:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8104:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    8108:	addseq	r3, fp, r9, lsl #4
    810c:	movwls	r2, #59693	; 0xe92d
    8110:	ldrmi	r9, [r3], -r8, lsl #2
    8114:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    8118:	cmplt	sl, fp, lsl sl
    811c:	blcs	26390 <_ZdlPv@@Base+0x1cdf4>
    8120:	rscshi	pc, fp, r0, asr #32
    8124:			; <UNDEFINED> instruction: 0xf7fa4650
    8128:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    812c:	rscshi	pc, r5, r0
    8130:	cmnvs	r7, pc, ror #24
    8134:	mulhi	r0, r5, r8
    8138:			; <UNDEFINED> instruction: 0x46414650
    813c:			; <UNDEFINED> instruction: 0xf7fa46c1
    8140:	stmdavc	fp!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    8144:	rsbsle	r2, fp, r0, lsl #22
    8148:	svceq	0x003af1b8
    814c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    8150:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    8154:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    8158:	rsbsle	r2, r5, r7, asr sl
    815c:	tstle	r8, sl, lsr fp
    8160:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    8164:			; <UNDEFINED> instruction: 0xf0002b3a
    8168:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    816c:			; <UNDEFINED> instruction: 0xf0002a00
    8170:	movwcc	r8, #4547	; 0x11c3
    8174:	eorvs	r6, r3, r7, ror #1
    8178:	cmnvs	r3, r0, lsl #6
    817c:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    8180:	suble	r2, sp, sp, lsr #22
    8184:	teqlt	r3, #2670592	; 0x28c000
    8188:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    818c:	rscvs	r3, r5, r1, lsl #4
    8190:	strbmi	r6, [r8], -r2, lsr #32
    8194:	pop	{r0, r4, ip, sp, pc}
    8198:			; <UNDEFINED> instruction: 0xf8df8ff0
    819c:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    81a0:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    81a4:			; <UNDEFINED> instruction: 0xf0002800
    81a8:	movwcs	r8, #4257	; 0x10a1
    81ac:			; <UNDEFINED> instruction: 0xf89a61e3
    81b0:	stmdbvs	r5!, {ip, sp}^
    81b4:			; <UNDEFINED> instruction: 0xf0002b2d
    81b8:	blcs	ae846c <_ZdlPv@@Base+0xadeed0>
    81bc:	blls	737e34 <_ZdlPv@@Base+0x72e898>
    81c0:			; <UNDEFINED> instruction: 0xf00061a3
    81c4:	movwcs	r8, #4256	; 0x10a0
    81c8:	str	r6, [pc, r3, lsr #2]
    81cc:			; <UNDEFINED> instruction: 0x3608e9d4
    81d0:	svclt	0x001842b3
    81d4:			; <UNDEFINED> instruction: 0xf04f6023
    81d8:			; <UNDEFINED> instruction: 0xe7da39ff
    81dc:	movwne	lr, #35284	; 0x89d4
    81e0:			; <UNDEFINED> instruction: 0xd07e4299
    81e4:	mulle	r4, sl, r2
    81e8:	strtmi	r9, [r1], -r2, lsl #16
    81ec:	mrc2	7, 6, pc, cr0, cr15, {7}
    81f0:	addsmi	r6, lr, #2293760	; 0x230000
    81f4:	rschi	pc, lr, r0, asr #6
    81f8:	bl	aea08 <_ZdlPv@@Base+0xa546c>
    81fc:	and	r0, r4, r3, lsl #3
    8200:	eorvs	r3, r3, r1, lsl #6
    8204:			; <UNDEFINED> instruction: 0xf00042b3
    8208:			; <UNDEFINED> instruction: 0xf85180e5
    820c:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    8210:	mvnsle	r2, sp, lsr #16
    8214:	bcs	26364 <_ZdlPv@@Base+0x1cdc8>
    8218:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
    821c:	strb	r6, [r2, -r3, ror #4]
    8220:	blcs	263d4 <_ZdlPv@@Base+0x1ce38>
    8224:			; <UNDEFINED> instruction: 0xf1a3d0ae
    8228:	bls	c8ee4 <_ZdlPv@@Base+0xbf948>
    822c:			; <UNDEFINED> instruction: 0xf383fab3
    8230:	bcs	a7a4 <_ZdlPv@@Base+0x1208>
    8234:	movwcs	fp, #3848	; 0xf08
    8238:	ldrmi	r3, [sp], #-769	; 0xfffffcff
    823c:	ldrb	r6, [sl, -r5, ror #2]
    8240:	movwcc	r6, #6179	; 0x1823
    8244:	ldrb	r6, [pc, -r3, lsr #32]!
    8248:	orrle	r2, r7, fp, lsr fp
    824c:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
    8250:			; <UNDEFINED> instruction: 0xf0002a00
    8254:	movwcc	r8, #4502	; 0x1196
    8258:	eorvs	r6, r3, r7, ror #1
    825c:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
    8260:	svclt	0x00182d00
    8264:			; <UNDEFINED> instruction: 0xf0002d3d
    8268:			; <UNDEFINED> instruction: 0x463b823e
    826c:	svcpl	0x0001f813
    8270:	svclt	0x00182d00
    8274:	mvnsle	r2, sp, lsr sp
    8278:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
    827c:	blcs	222b0 <_ZdlPv@@Base+0x18d14>
    8280:	eorshi	pc, r3, #0
    8284:			; <UNDEFINED> instruction: 0xf04f9a06
    8288:	ldrls	r0, [sp], #-2048	; 0xfffff800
    828c:	blne	ff499cb8 <_ZdlPv@@Base+0xff49071c>
    8290:	strls	r9, [r8], -r7, lsl #10
    8294:			; <UNDEFINED> instruction: 0xf8cd461d
    8298:	strbmi	sl, [r6], -r4, lsr #32
    829c:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    82a0:			; <UNDEFINED> instruction: 0x46444692
    82a4:	andhi	pc, ip, sp, asr #17
    82a8:	strcs	lr, [r1], -r7
    82ac:	svcpl	0x0010f859
    82b0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    82b4:			; <UNDEFINED> instruction: 0xf0002d00
    82b8:			; <UNDEFINED> instruction: 0x4639813a
    82bc:			; <UNDEFINED> instruction: 0x46284652
    82c0:	stc	7, cr15, [lr], {250}	; 0xfa
    82c4:	strtmi	r4, [r8], -r1, lsl #12
    82c8:	mvnle	r2, r0, lsl #18
    82cc:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    82d0:			; <UNDEFINED> instruction: 0xf0004550
    82d4:	stfcsd	f0, [r0], {193}	; 0xc1
    82d8:	strbmi	sp, [ip], -r7, ror #3
    82dc:	andhi	pc, ip, sp, asr #17
    82e0:	addsmi	lr, sl, #228, 14	; 0x3900000
    82e4:	ldrmi	sp, [r3], -r5, lsl #1
    82e8:	str	r6, [r2, r2, lsr #4]
    82ec:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    82f0:			; <UNDEFINED> instruction: 0xf89a61e3
    82f4:	blcs	b542fc <_ZdlPv@@Base+0xb4ad60>
    82f8:	blcs	afc328 <_ZdlPv@@Base+0xaf2d8c>
    82fc:	movwcs	fp, #7964	; 0x1f1c
    8300:			; <UNDEFINED> instruction: 0xf47f61a3
    8304:	movwcs	sl, #3936	; 0xf60
    8308:	beq	84738 <_ZdlPv@@Base+0x7b19c>
    830c:	ldrb	r6, [sl, -r3, lsr #3]
    8310:			; <UNDEFINED> instruction: 0xf10a2302
    8314:			; <UNDEFINED> instruction: 0x61a30a01
    8318:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    831c:	blcs	19dc8 <_ZdlPv@@Base+0x1082c>
    8320:	blcs	f77f88 <_ZdlPv@@Base+0xf6e9ec>
    8324:	andle	r9, r5, pc, lsl #6
    8328:	svccc	0x0001f819
    832c:	svclt	0x00182b00
    8330:	mvnsle	r2, sp, lsr fp
    8334:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    8338:			; <UNDEFINED> instruction: 0xf0002f00
    833c:	bl	fea685a8 <_ZdlPv@@Base+0xfea5f00c>
    8340:			; <UNDEFINED> instruction: 0xf04f0205
    8344:	ldrmi	r0, [fp], r0, lsl #16
    8348:	strls	lr, [fp], -sp, asr #19
    834c:	mvnscc	pc, #79	; 0x4f
    8350:	eorsge	pc, r4, sp, asr #17
    8354:			; <UNDEFINED> instruction: 0x4646941d
    8358:			; <UNDEFINED> instruction: 0x46444692
    835c:	and	r9, ip, r6, lsl #6
    8360:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    8364:			; <UNDEFINED> instruction: 0xf8db6860
    8368:	addmi	r1, r8, #4
    836c:			; <UNDEFINED> instruction: 0x2601d034
    8370:	svcvc	0x0010f85b
    8374:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    8378:			; <UNDEFINED> instruction: 0x4652b1b7
    837c:	ldrtmi	r4, [r8], -r9, lsr #12
    8380:	stc	7, cr15, [lr], #-1000	; 0xfffffc18
    8384:	mvnsle	r2, r0, lsl #16
    8388:			; <UNDEFINED> instruction: 0xf7fa4638
    838c:	ldrbmi	lr, [r0, #-3342]	; 0xfffff2f2
    8390:	stccs	0, cr13, [r0], {68}	; 0x44
    8394:	ldrbmi	sp, [ip], -r4, ror #3
    8398:	svcvc	0x0010f85b
    839c:	andshi	pc, r8, sp, asr #17
    83a0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    83a4:	mvnle	r2, r0, lsl #30
    83a8:			; <UNDEFINED> instruction: 0x46224633
    83ac:			; <UNDEFINED> instruction: 0x960be9dd
    83b0:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    83b4:	blcs	2f430 <_ZdlPv@@Base+0x25e94>
    83b8:	addhi	pc, lr, r0, asr #32
    83bc:	subsle	r2, r7, r0, lsl #20
    83c0:			; <UNDEFINED> instruction: 0x8018f8dd
    83c4:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    83c8:			; <UNDEFINED> instruction: 0xf10a6123
    83cc:	movwcs	r0, #10753	; 0x2a01
    83d0:	ldrb	r6, [fp], -r3, lsr #3
    83d4:			; <UNDEFINED> instruction: 0xe721461a
    83d8:			; <UNDEFINED> instruction: 0xf8db68a0
    83dc:	addmi	r1, r8, #8
    83e0:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
    83e4:	ldrdne	pc, [ip], -fp
    83e8:	svclt	0x00184288
    83ec:	ldr	r2, [pc, r1, lsl #12]!
    83f0:	cmnlt	r3, r4, lsl #22
    83f4:	blmi	ffd6e410 <_ZdlPv@@Base+0xffd64e74>
    83f8:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
    83fc:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    8400:			; <UNDEFINED> instruction: 0x46436818
    8404:			; <UNDEFINED> instruction: 0xf0002900
    8408:	ldmibmi	r1!, {r0, r7, pc}^
    840c:			; <UNDEFINED> instruction: 0xf0024479
    8410:			; <UNDEFINED> instruction: 0xf8c4f997
    8414:			; <UNDEFINED> instruction: 0xf04f8008
    8418:			; <UNDEFINED> instruction: 0xe6ba093f
    841c:			; <UNDEFINED> instruction: 0x960be9dd
    8420:			; <UNDEFINED> instruction: 0xf8dd465f
    8424:	ldcls	0, cr10, [sp], {52}	; 0x34
    8428:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    842c:	eorvs	r3, r3, r1, lsl #6
    8430:	mulne	r0, r9, r8
    8434:	bcs	76ae0 <_ZdlPv@@Base+0x6d544>
    8438:	strtmi	sp, [r8], -sp, rrx
    843c:	ldc	7, cr15, [r4], #1000	; 0x3e8
    8440:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
    8444:	tstlt	fp, r0, ror #2
    8448:	andhi	pc, r0, r3, asr #17
    844c:			; <UNDEFINED> instruction: 0xf8d768bb
    8450:	blcs	2c488 <_ZdlPv@@Base+0x22eec>
    8454:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    8458:	andls	pc, r0, r3, asr #17
    845c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8460:	bcs	41ec4 <_ZdlPv@@Base+0x38928>
    8464:	adchi	pc, r6, r0
    8468:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    846c:	strb	r6, [r4, r3, ror #1]!
    8470:	blcs	2f0e4 <_ZdlPv@@Base+0x25b48>
    8474:	adcshi	pc, pc, r0
    8478:	blcs	b6f0a0 <_ZdlPv@@Base+0xb65b04>
    847c:	tsthi	r5, r0	; <UNPREDICTABLE>
    8480:	ldrbmi	r9, [r0], -pc, lsl #18
    8484:	ldc	7, cr15, [sl, #-1000]	; 0xfffffc18
    8488:			; <UNDEFINED> instruction: 0xf47f2800
    848c:	blls	133dd8 <_ZdlPv@@Base+0x12a83c>
    8490:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    8494:	blls	2ae4b0 <_ZdlPv@@Base+0x2a4f14>
    8498:	stmdapl	r0, {r1, r9, fp, ip, pc}^
    849c:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
    84a0:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    84a4:	stmdavs	r0, {r8, sl, ip, pc}
    84a8:			; <UNDEFINED> instruction: 0xf94af002
    84ac:	movwls	r6, #38947	; 0x9823
    84b0:	andcs	r4, r0, #205824	; 0x32400
    84b4:			; <UNDEFINED> instruction: 0xf04f9909
    84b8:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
    84bc:	smlatbcc	r1, r2, r0, r6
    84c0:	eorvs	r6, r1, r3, ror #2
    84c4:	mvnslt	lr, r5, ror #12
    84c8:	rscvs	r6, r7, r3, lsr #16
    84cc:	eorvs	r3, r3, r1, lsl #6
    84d0:			; <UNDEFINED> instruction: 0x4613e652
    84d4:	str	r6, [r2], -r2, lsr #4
    84d8:	blcs	2f0f0 <_ZdlPv@@Base+0x25b54>
    84dc:			; <UNDEFINED> instruction: 0x4628d15b
    84e0:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    84e4:	stcl	7, cr15, [r0], #-1000	; 0xfffffc18
    84e8:	movwcc	r9, #6919	; 0x1b07
    84ec:	movwcs	r6, #35	; 0x23
    84f0:	strtmi	r6, [r8], #-163	; 0xffffff5d
    84f4:	strb	r6, [ip], -r0, ror #2
    84f8:			; <UNDEFINED> instruction: 0xf000429e
    84fc:	bls	a8780 <_ZdlPv@@Base+0x9f1e4>
    8500:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8504:	eorvs	r3, r3, r1, lsl #6
    8508:	ldrt	r6, [r5], -r2, ror #1
    850c:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    8510:			; <UNDEFINED> instruction: 0xf916f002
    8514:	adcsmi	lr, r3, #32768000	; 0x1f40000
    8518:	adchi	pc, r7, r0, lsl #5
    851c:	blls	aed5c <_ZdlPv@@Base+0xa57c0>
    8520:	bls	1d9574 <_ZdlPv@@Base+0x1cffd8>
    8524:	andcc	r6, r2, #5963776	; 0x5b0000
    8528:	rscvs	r6, r3, r2, lsr #32
    852c:			; <UNDEFINED> instruction: 0xf8cde785
    8530:			; <UNDEFINED> instruction: 0x4633b074
    8534:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    8538:			; <UNDEFINED> instruction: 0xf8dd5607
    853c:	ldcls	0, cr10, [sp], {36}	; 0x24
    8540:			; <UNDEFINED> instruction: 0xf0402b00
    8544:			; <UNDEFINED> instruction: 0xf1bb80a4
    8548:			; <UNDEFINED> instruction: 0xf0000f00
    854c:			; <UNDEFINED> instruction: 0xf8db80ce
    8550:	stccs	0, cr3, [r0, #-16]
    8554:	blcs	3c6f0 <_ZdlPv@@Base+0x33154>
    8558:	sbcshi	pc, r3, r0
    855c:	movwcc	r9, #6918	; 0x1b06
    8560:	ldrtmi	r6, [r8], -r3, ror #1
    8564:	stc	7, cr15, [r0], #-1000	; 0xfffffc18
    8568:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
    856c:	tstlt	r3, r0, ror #2
    8570:	blls	d9de0 <_ZdlPv@@Base+0xd0844>
    8574:	ldmib	fp, {r0, r1, r4, sp, lr}^
    8578:	blcs	16988 <_ZdlPv@@Base+0xd3ec>
    857c:	svcge	0x006cf47f
    8580:	addsmi	lr, lr, #7340032	; 0x700000
    8584:	addshi	pc, r5, r0
    8588:			; <UNDEFINED> instruction: 0xf8529a02
    858c:	movwcc	r7, #4131	; 0x1023
    8590:	rscvs	r6, r7, r3, lsr #32
    8594:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
    8598:	bls	9a7d0 <_ZdlPv@@Base+0x91234>
    859c:	stmdapl	r8!, {r4, r7, r8, fp, lr}
    85a0:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    85a4:	stmdavs	r0, {r1, r4, fp, sp, lr}
    85a8:			; <UNDEFINED> instruction: 0xf8caf002
    85ac:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
    85b0:	ldr	r9, [r4, r7, lsl #6]
    85b4:			; <UNDEFINED> instruction: 0xb1a39b04
    85b8:	stmdals	r7, {r1, r9, fp, ip, pc}
    85bc:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
    85c0:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    85c4:	stmiapl	r8, {r1, r4, fp, sp, lr}^
    85c8:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    85cc:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
    85d0:	addshi	pc, r0, r0
    85d4:	tstls	r0, fp, lsr #16
    85d8:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    85dc:			; <UNDEFINED> instruction: 0xf8b0f002
    85e0:	strtmi	r6, [r8], -r5, ror #18
    85e4:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    85e8:	bl	ff7c65d8 <_ZdlPv@@Base+0xff7bd03c>
    85ec:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
    85f0:	cmnvs	r0, r8, lsr #8
    85f4:	blls	141d30 <_ZdlPv@@Base+0x138794>
    85f8:			; <UNDEFINED> instruction: 0xf43f2b00
    85fc:	blls	234368 <_ZdlPv@@Base+0x22adcc>
    8600:			; <UNDEFINED> instruction: 0xf47f2b2d
    8604:	strtmi	sl, [fp], -r6, asr #30
    8608:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
    860c:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
    8610:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    8614:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    8618:			; <UNDEFINED> instruction: 0xf892f002
    861c:	movwls	r6, #38947	; 0x9823
    8620:	blcs	82340 <_ZdlPv@@Base+0x78da4>
    8624:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    8628:	vrshr.s64	d4, d19, #64
    862c:	bls	a8880 <_ZdlPv@@Base+0x9f2e4>
    8630:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8634:	eorvs	r3, r3, r1, lsl #6
    8638:	ldr	r6, [r2, r2, ror #1]
    863c:	blcs	2f254 <_ZdlPv@@Base+0x25cb8>
    8640:			; <UNDEFINED> instruction: 0xf8c4d145
    8644:			; <UNDEFINED> instruction: 0xf89a8008
    8648:	blcs	e94650 <_ZdlPv@@Base+0xe8b0b4>
    864c:			; <UNDEFINED> instruction: 0xf04fbf0c
    8650:			; <UNDEFINED> instruction: 0xf04f093a
    8654:	str	r0, [pc, #2367]	; 8f9b <__printf_chk@plt+0x60bb>
    8658:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    865c:			; <UNDEFINED> instruction: 0xf8dd5607
    8660:	strbmi	sl, [fp], r4, lsr #32
    8664:	andhi	pc, ip, sp, asr #17
    8668:	blls	142434 <_ZdlPv@@Base+0x138e98>
    866c:	cmple	r3, r0, lsl #22
    8670:			; <UNDEFINED> instruction: 0xf7fa4628
    8674:	ldmvs	fp!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    8678:	strtmi	r6, [r8], #-163	; 0xffffff5d
    867c:			; <UNDEFINED> instruction: 0xf89a6160
    8680:	blcs	e94688 <_ZdlPv@@Base+0xe8b0ec>
    8684:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    8688:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    868c:	blls	141c98 <_ZdlPv@@Base+0x1386fc>
    8690:	cmple	r0, r0, lsl #22
    8694:			; <UNDEFINED> instruction: 0xf04f4638
    8698:			; <UNDEFINED> instruction: 0xf7fa093f
    869c:	stmdavs	r3!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    86a0:	eorvs	r3, r3, r1, lsl #6
    86a4:	cmnvs	r0, r8, lsr r4
    86a8:	blls	141c7c <_ZdlPv@@Base+0x1386e0>
    86ac:			; <UNDEFINED> instruction: 0xd1aa2b00
    86b0:	blls	1422b0 <_ZdlPv@@Base+0x138d14>
    86b4:	cmple	fp, r0, lsl #22
    86b8:	andhi	pc, r8, r4, asr #17
    86bc:	mulcc	r0, sl, r8
    86c0:	svclt	0x000c2b3a
    86c4:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    86c8:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    86cc:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
    86d0:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
    86d4:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
    86d8:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    86dc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    86e0:			; <UNDEFINED> instruction: 0xf82ef002
    86e4:	strls	lr, [r6, -sp, lsr #15]
    86e8:	movwcs	lr, #1479	; 0x5c7
    86ec:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    86f0:	strb	r6, [lr, #-355]	; 0xfffffe9d
    86f4:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
    86f8:			; <UNDEFINED> instruction: 0xf0024479
    86fc:	stmdbvs	r5!, {r0, r5, fp, ip, sp, lr, pc}^
    8700:	blls	1424c4 <_ZdlPv@@Base+0x138f28>
    8704:	teqle	pc, r0, lsl #22
    8708:			; <UNDEFINED> instruction: 0xf04f4638
    870c:			; <UNDEFINED> instruction: 0xf7fa093f
    8710:	ldrtmi	lr, [r8], #-2892	; 0xfffff4b4
    8714:	ldr	r6, [ip, #-352]!	; 0xfffffea0
    8718:	stmdals	r7, {r1, r9, fp, ip, pc}
    871c:			; <UNDEFINED> instruction: 0xf852492b
    8720:	stmdals	r5, {r5, ip, sp}
    8724:	stmdapl	r0, {r1, r4, fp, sp, lr}^
    8728:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
    872c:			; <UNDEFINED> instruction: 0xf0024479
    8730:	stmdbvs	r5!, {r0, r1, r2, fp, ip, sp, lr, pc}^
    8734:	blmi	9825ac <_ZdlPv@@Base+0x979010>
    8738:	stmdavs	r1!, {r0, r2, fp, ip, pc}
    873c:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
    8740:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    8744:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
    8748:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    874c:			; <UNDEFINED> instruction: 0xfff8f001
    8750:	ldr	r6, [pc, r7, ror #18]
    8754:	bllt	aaef6c <_ZdlPv@@Base+0xaa59d0>
    8758:	strtmi	r6, [r8], -r5, ror #18
    875c:	bl	94674c <_ZdlPv@@Base+0x93d1b0>
    8760:	cmnvs	r0, r8, lsr #8
    8764:	mulcc	r0, sl, r8
    8768:			; <UNDEFINED> instruction: 0xf47f2b3a
    876c:			; <UNDEFINED> instruction: 0xe78bae54
    8770:	strbmi	r9, [r3], -r5, lsl #26
    8774:	bls	9a7d0 <_ZdlPv@@Base+0x91234>
    8778:	stmdapl	r8!, {r5, r8, fp, lr}
    877c:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    8780:			; <UNDEFINED> instruction: 0xf0016800
    8784:			; <UNDEFINED> instruction: 0xe797ffdd
    8788:	stmdals	r5, {r4, r8, fp, lr}
    878c:			; <UNDEFINED> instruction: 0xf8db9a02
    8790:	stmdapl	r0, {ip, sp}^
    8794:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
    8798:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    879c:			; <UNDEFINED> instruction: 0xffd0f001
    87a0:	ldr	r6, [r1, r7, ror #18]!
    87a4:			; <UNDEFINED> instruction: 0xf1034909
    87a8:	stmdals	r5, {r7, r8, r9, lr}
    87ac:	vstrls	d3, [r2, #-4]
    87b0:	ldmdbmi	r4, {r6, fp, ip, lr}
    87b4:			; <UNDEFINED> instruction: 0xf855682a
    87b8:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
    87bc:			; <UNDEFINED> instruction: 0xf0016800
    87c0:			; <UNDEFINED> instruction: 0xe7c9ffbf
    87c4:	andeq	r7, r1, sl, ror #27
    87c8:	andeq	r4, r0, sl, lsl #27
    87cc:	andeq	r0, r0, r8, ror #2
    87d0:	andeq	r4, r0, r4, lsl ip
    87d4:	andeq	r4, r0, lr, asr fp
    87d8:	andeq	r4, r0, lr, asr #5
    87dc:	andeq	r4, r0, lr, lsr #22
    87e0:	muleq	r0, r6, r9
    87e4:	andeq	r4, r0, lr, lsr #19
    87e8:	andeq	r4, r0, ip, asr #19
    87ec:	andeq	r4, r0, ip, ror r9
    87f0:	andeq	r4, r0, r0, ror #16
    87f4:	andeq	r4, r0, ip, lsl #17
    87f8:	andeq	r4, r0, r6, lsr r9
    87fc:	ldrdeq	r4, [r0], -sl
    8800:	andeq	r4, r0, sl, lsl #18
    8804:	strdeq	r4, [r0], -lr
    8808:	mvnsmi	lr, sp, lsr #18
    880c:			; <UNDEFINED> instruction: 0xf8dfb084
    8810:	svcls	0x000a8044
    8814:	ldrbtmi	r9, [r8], #3339	; 0xd0b
    8818:			; <UNDEFINED> instruction: 0xf8d84c0f
    881c:	ldrbtmi	r6, [ip], #-0
    8820:	strls	r9, [r3], #-1792	; 0xfffff900
    8824:	svcls	0x000c9501
    8828:	ldrdpl	pc, [r4], -r8
    882c:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
    8830:			; <UNDEFINED> instruction: 0xf7ff6500
    8834:	bmi	287818 <_ZdlPv@@Base+0x27e27c>
    8838:	blmi	2628c4 <_ZdlPv@@Base+0x259328>
    883c:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    8840:	andne	pc, r0, r8, asr #17
    8844:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
    8848:	andpl	pc, r8, r8, asr #17
    884c:	andlt	r6, r4, r9, lsl r0
    8850:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8854:	strdeq	r7, [r1], -lr
    8858:	andeq	fp, r1, lr, lsr r3
    885c:	strdeq	r7, [r1], -r4
    8860:	andeq	r0, r0, ip, lsr r1
    8864:	addlt	fp, r4, r0, lsl r5
    8868:	strcs	r2, [r1], #-768	; 0xfffffd00
    886c:	movwcc	lr, #2509	; 0x9cd
    8870:			; <UNDEFINED> instruction: 0xf7ff9402
    8874:	andlt	pc, r4, r9, asr #31
    8878:	svclt	0x0000bd10
    887c:	addlt	fp, r5, r0, lsr r5
    8880:	cfstrsls	mvf2, [r8, #-0]
    8884:	strmi	lr, [r1], #-2509	; 0xfffff633
    8888:			; <UNDEFINED> instruction: 0xf7ff9500
    888c:			; <UNDEFINED> instruction: 0xb005ffbd
    8890:	svclt	0x0000bd30
    8894:	addlt	fp, r4, r0, ror r5
    8898:	cfcpysls	mvf2, mvf8
    889c:	strls	r9, [r2], #-3337	; 0xfffff2f7
    88a0:	strls	r9, [r3, #-1536]	; 0xfffffa00
    88a4:			; <UNDEFINED> instruction: 0xf7ff9401
    88a8:			; <UNDEFINED> instruction: 0xb004fbbd
    88ac:	svclt	0x0000bd70
    88b0:	addlt	fp, r5, r0, lsr r5
    88b4:	stceq	0, cr15, [r0], {79}	; 0x4f
    88b8:	cfstr32ls	mvfx2, [r8], {1}
    88bc:			; <UNDEFINED> instruction: 0x5c01e9cd
    88c0:			; <UNDEFINED> instruction: 0xf7ff9400
    88c4:	andlt	pc, r5, r1, lsr #31
    88c8:	svclt	0x0000bd30
    88cc:	addlt	fp, r4, r0, ror r5
    88d0:	stcls	6, cr2, [r8], {-0}
    88d4:	strls	r9, [r2], -r9, lsl #26
    88d8:	strcs	r9, [r1], #-1024	; 0xfffffc00
    88dc:	strls	r9, [r1], #-1283	; 0xfffffafd
    88e0:	blx	fe8468e6 <_ZdlPv@@Base+0xfe83d34a>
    88e4:	ldcllt	0, cr11, [r0, #-16]!
    88e8:			; <UNDEFINED> instruction: 0x4605b538
    88ec:	cmplt	fp, r3, asr #16
    88f0:	stmdavs	fp!, {sl, sp}
    88f4:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    88f8:			; <UNDEFINED> instruction: 0xf7fa3401
    88fc:	stmdavs	fp!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    8900:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    8904:	tstlt	r8, r8, lsr #16
    8908:	b	2c68f8 <_ZdlPv@@Base+0x2bd35c>
    890c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    8910:	stmib	r0, {r9, sp}^
    8914:	ldrbmi	r2, [r0, -r0, lsl #4]!
    8918:			; <UNDEFINED> instruction: 0x4604b510
    891c:	addcs	r2, r8, r1, lsl r3
    8920:			; <UNDEFINED> instruction: 0xf7fa6063
    8924:	andcs	lr, r0, #2588672	; 0x278000
    8928:	orreq	pc, r8, r0, lsl #2
    892c:	stmib	r3, {r0, r1, r9, sl, lr}^
    8930:	movwcc	r2, #33280	; 0x8200
    8934:			; <UNDEFINED> instruction: 0xd1fa4299
    8938:	strtmi	r6, [r0], -r0, lsr #32
    893c:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    8940:	svcmi	0x00f0e92d
    8944:	addlt	r4, r3, r1, lsl #13
    8948:			; <UNDEFINED> instruction: 0x460e4692
    894c:	subsle	r2, r9, r0, lsl #18
    8950:			; <UNDEFINED> instruction: 0xf0004630
    8954:			; <UNDEFINED> instruction: 0xf8d9ff4b
    8958:	strbmi	r8, [r1], -r4
    895c:			; <UNDEFINED> instruction: 0xf7fa9001
    8960:			; <UNDEFINED> instruction: 0xf8d9e946
    8964:			; <UNDEFINED> instruction: 0xf8555000
    8968:	sbceq	fp, sl, r1, lsr r0
    896c:	strmi	r1, [ip], -pc, lsr #17
    8970:	svceq	0x0000f1bb
    8974:	ands	sp, r7, r9, lsl #2
    8978:	ldrbtcc	pc, [pc], #264	; 8980 <__printf_chk@plt+0x5aa0>	; <UNPREDICTABLE>
    897c:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    8980:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    8984:	svceq	0x0000f1bb
    8988:	ldrtmi	sp, [r1], -lr
    898c:			; <UNDEFINED> instruction: 0xf7fa4658
    8990:	orrlt	lr, r8, #204800	; 0x32000
    8994:	rscle	r2, pc, r0, lsl #24
    8998:			; <UNDEFINED> instruction: 0xf8553c01
    899c:	rsceq	fp, r2, r4, lsr r0
    89a0:			; <UNDEFINED> instruction: 0xf1bb18af
    89a4:	mvnsle	r0, r0, lsl #30
    89a8:	svceq	0x0000f1ba
    89ac:	addshi	pc, ip, r0
    89b0:	ldrdcc	pc, [r8], -r9
    89b4:	svceq	0x0083ebb8
    89b8:	ldrmi	fp, [r4], -r8, lsl #31
    89bc:	ldrtmi	sp, [r0], -r8, lsr #18
    89c0:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89c4:	andls	r1, r1, #16896	; 0x4200
    89c8:			; <UNDEFINED> instruction: 0xf7fa4610
    89cc:	bls	83174 <_ZdlPv@@Base+0x79bd8>
    89d0:			; <UNDEFINED> instruction: 0x46834631
    89d4:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89d8:	ldrdne	pc, [r0], -r9
    89dc:	ldrdcs	pc, [r8], -r9
    89e0:			; <UNDEFINED> instruction: 0xf8411908
    89e4:	andcc	fp, r1, #4
    89e8:	andge	pc, r4, r0, asr #17
    89ec:	andcs	pc, r8, r9, asr #17
    89f0:	andlt	r4, r3, r8, asr r6
    89f4:	svchi	0x00f0e8bd
    89f8:			; <UNDEFINED> instruction: 0xf8c74658
    89fc:	andlt	sl, r3, r4
    8a00:	svchi	0x00f0e8bd
    8a04:	andscs	r4, pc, r9, lsr r9	; <UNPREDICTABLE>
    8a08:			; <UNDEFINED> instruction: 0xf7fc4479
    8a0c:			; <UNDEFINED> instruction: 0xe79ffc59
    8a10:			; <UNDEFINED> instruction: 0xf0004640
    8a14:			; <UNDEFINED> instruction: 0xf1b0ff09
    8a18:	strmi	r5, [r4], -r0, lsl #31
    8a1c:	andeq	pc, r4, r9, asr #17
    8a20:	sbceq	fp, r0, r4, lsr pc
    8a24:	rscscc	pc, pc, pc, asr #32
    8a28:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a2c:	svclt	0x00581e62
    8a30:	strmi	r2, [r7], -r0, lsl #2
    8a34:			; <UNDEFINED> instruction: 0x4603bf58
    8a38:	bcc	7da58 <_ZdlPv@@Base+0x744bc>
    8a3c:	smlabtne	r0, r3, r9, lr
    8a40:			; <UNDEFINED> instruction: 0xf1031c50
    8a44:	mvnsle	r0, r8, lsl #6
    8a48:	andvc	pc, r0, r9, asr #17
    8a4c:	svceq	0x0000f1b8
    8a50:	bl	17cb0c <_ZdlPv@@Base+0x173570>
    8a54:	strtmi	r0, [ip], -r8, asr #17
    8a58:			; <UNDEFINED> instruction: 0xf7fae004
    8a5c:	strcc	lr, [r8], #-2236	; 0xfffff744
    8a60:	eorle	r4, r2, r0, lsr #11
    8a64:	stmdacs	r0, {r5, fp, sp, lr}
    8a68:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    8a6c:	rscsle	r2, r4, r0, lsl #22
    8a70:	cdp2	0, 11, cr15, cr12, cr0, {0}
    8a74:	ldrdvc	pc, [r4], -r9
    8a78:			; <UNDEFINED> instruction: 0xf7fa4639
    8a7c:			; <UNDEFINED> instruction: 0xf8d9e8b8
    8a80:			; <UNDEFINED> instruction: 0xf8522000
    8a84:	bl	94b50 <_ZdlPv@@Base+0x8b5b4>
    8a88:	teqlt	fp, r1, asr #1
    8a8c:	vsubne.f64	d27, d9, d1
    8a90:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    8a94:	sbceq	lr, r1, r2, lsl #22
    8a98:	mvnsle	r2, r0, lsl #22
    8a9c:	movwcs	lr, #2516	; 0x9d4
    8aa0:	strmi	r3, [r0, #1032]!	; 0x408
    8aa4:	movwcs	lr, #2496	; 0x9c0
    8aa8:			; <UNDEFINED> instruction: 0xf8d9d1dc
    8aac:			; <UNDEFINED> instruction: 0xf8d97000
    8ab0:	stmdals	r1, {r2, pc}
    8ab4:			; <UNDEFINED> instruction: 0xf7fa4641
    8ab8:			; <UNDEFINED> instruction: 0xf857e89a
    8abc:	sbceq	r3, ip, r1, lsr r0
    8ac0:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    8ac4:	mvnscc	pc, r8, lsl #2
    8ac8:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    8acc:	blcs	8e04 <__printf_chk@plt+0x5f24>
    8ad0:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    8ad4:	svcge	0x0073f43f
    8ad8:			; <UNDEFINED> instruction: 0xf7fa4628
    8adc:	strb	lr, [lr, -r2, lsr #18]!
    8ae0:	ldrb	r3, [r5, r1, lsl #18]
    8ae4:	strb	r3, [pc, r1, lsl #18]!
    8ae8:			; <UNDEFINED> instruction: 0xe78146d3
    8aec:	andeq	r4, r0, ip, asr #13
    8af0:	mvnsmi	lr, sp, lsr #18
    8af4:	strmi	r4, [lr], -r4, lsl #12
    8af8:	ldrtmi	fp, [r0], -r1, asr #6
    8afc:	cdp2	0, 7, cr15, cr6, cr0, {0}
    8b00:	ldrdhi	pc, [r4], -r4
    8b04:			; <UNDEFINED> instruction: 0xf7fa4641
    8b08:	stmdavs	r5!, {r1, r4, r5, r6, fp, sp, lr, pc}
    8b0c:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    8b10:	strbeq	lr, [r1, r5, lsl #22]
    8b14:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    8b18:			; <UNDEFINED> instruction: 0xf108e013
    8b1c:			; <UNDEFINED> instruction: 0xf85534ff
    8b20:	bl	148bf8 <_ZdlPv@@Base+0x13f65c>
    8b24:	smulbtlt	r0, r4, r7
    8b28:			; <UNDEFINED> instruction: 0xf7fa4631
    8b2c:	cmplt	r0, r4, ror #18
    8b30:	rscsle	r2, r2, r0, lsl #24
    8b34:			; <UNDEFINED> instruction: 0xf8553c01
    8b38:	bl	148c10 <_ZdlPv@@Base+0x13f674>
    8b3c:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    8b40:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    8b44:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    8b48:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8b4c:	andscs	r4, pc, r2, lsl #18
    8b50:			; <UNDEFINED> instruction: 0xf7fc4479
    8b54:			; <UNDEFINED> instruction: 0xe7d0fbb5
    8b58:	andeq	r4, r0, r4, lsl #11
    8b5c:	ldrbmi	lr, [r0, sp, lsr #18]!
    8b60:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    8b64:	cmnlt	r7, #4, 12	; 0x400000
    8b68:			; <UNDEFINED> instruction: 0xf0004638
    8b6c:			; <UNDEFINED> instruction: 0xf8d4fe3f
    8b70:	strbmi	r8, [r1], -r4
    8b74:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b78:			; <UNDEFINED> instruction: 0xf8566826
    8b7c:	bl	19cc48 <_ZdlPv@@Base+0x1936ac>
    8b80:	strmi	r0, [ip], -r1, asr #21
    8b84:	ands	fp, r4, sp, lsr r9
    8b88:	ldrbtcc	pc, [pc], #264	; 8b90 <__printf_chk@plt+0x5cb0>	; <UNPREDICTABLE>
    8b8c:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    8b90:	beq	ff1437b0 <_ZdlPv@@Base+0xff13a214>
    8b94:	ldrtmi	fp, [r9], -sp, ror #2
    8b98:			; <UNDEFINED> instruction: 0xf7fa4628
    8b9c:	cmplt	r8, ip, lsr #18
    8ba0:	rscsle	r2, r1, r0, lsl #24
    8ba4:			; <UNDEFINED> instruction: 0xf8563c01
    8ba8:	bl	19cc80 <_ZdlPv@@Base+0x1936e4>
    8bac:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    8bb0:			; <UNDEFINED> instruction: 0x4628d1f1
    8bb4:			; <UNDEFINED> instruction: 0x87f0e8bd
    8bb8:	andpl	pc, r0, r9, asr #17
    8bbc:	ldrdpl	pc, [r4], -sl
    8bc0:	pop	{r3, r5, r9, sl, lr}
    8bc4:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    8bc8:	ldrbtmi	r2, [r9], #-31	; 0xffffffe1
    8bcc:	blx	1e46bc6 <_ZdlPv@@Base+0x1e3d62a>
    8bd0:	svclt	0x0000e7ca
    8bd4:	andeq	r4, r0, sl, lsl #10
    8bd8:	stmib	r0, {r9, sp}^
    8bdc:	ldrbmi	r1, [r0, -r0, lsl #4]!
    8be0:			; <UNDEFINED> instruction: 0x4606b4f0
    8be4:	ldmdavs	r3!, {fp, sp, lr}^
    8be8:			; <UNDEFINED> instruction: 0x0700e9d0
    8bec:	svclt	0x003842bb
    8bf0:	strbeq	lr, [r3, #2816]	; 0xb00
    8bf4:	ands	sp, r0, r5, lsl #6
    8bf8:			; <UNDEFINED> instruction: 0xf105429f
    8bfc:	rsbsvs	r0, r3, r8, lsl #10
    8c00:			; <UNDEFINED> instruction: 0xf850d00b
    8c04:	movwcc	r4, #4147	; 0x1033
    8c08:	rscsle	r2, r5, r0, lsl #24
    8c0c:	andcs	r6, r1, sp, ror #16
    8c10:	andsvs	r6, r5, ip
    8c14:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    8c18:	andcs	r4, r0, r0, ror r7
    8c1c:			; <UNDEFINED> instruction: 0x4770bcf0
    8c20:			; <UNDEFINED> instruction: 0x4607b5f8
    8c24:	cdpmi	12, 0, cr4, cr11, cr10, {0}
    8c28:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    8c2c:	ldrbvs	pc, [r8, #-1284]	; 0xfffffafc	; <UNPREDICTABLE>
    8c30:			; <UNDEFINED> instruction: 0xf7fa2004
    8c34:	stmdavs	r3!, {r1, r2, r4, fp, sp, lr, pc}^
    8c38:	blne	246d90 <_ZdlPv@@Base+0x23d7f4>
    8c3c:	ldrtmi	r4, [r0], -r2, lsl #12
    8c40:			; <UNDEFINED> instruction: 0xf7ff6013
    8c44:	adcmi	pc, ip, #2000	; 0x7d0
    8c48:			; <UNDEFINED> instruction: 0x4638d1f2
    8c4c:	svclt	0x0000bdf8
    8c50:	strdeq	r7, [r1], -r8
    8c54:	andeq	sl, r1, sl, asr pc
    8c58:	stmdami	r4, {r0, r9, sl, lr}
    8c5c:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    8c60:			; <UNDEFINED> instruction: 0xff46f7ff
    8c64:	stmdavs	r0, {r8, ip, sp, pc}
    8c68:	svclt	0x0000bd08
    8c6c:	andeq	sl, r1, r6, lsr #30
    8c70:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
    8c74:			; <UNDEFINED> instruction: 0x4c19da1c
    8c78:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    8c7c:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    8c80:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
    8c84:	blx	fe155cde <_ZdlPv@@Base+0xfe14c742>
    8c88:	ldrbne	r2, [sl, r3, lsl #2]
    8c8c:	bl	ff09a514 <_ZdlPv@@Base+0xff090f78>
    8c90:	blx	18971e <_ZdlPv@@Base+0x180182>
    8c94:			; <UNDEFINED> instruction: 0x46133112
    8c98:	eorseq	pc, r0, #1073741872	; 0x40000030
    8c9c:	stccs	8, cr15, [r1, #-16]
    8ca0:	mvnsle	r2, r0, lsl #22
    8ca4:			; <UNDEFINED> instruction: 0x232d3802
    8ca8:	stccc	8, cr15, [r1], {4}
    8cac:			; <UNDEFINED> instruction: 0x4770bc70
    8cb0:			; <UNDEFINED> instruction: 0xf64c480b
    8cb4:			; <UNDEFINED> instruction: 0xf6cc44cd
    8cb8:	strcs	r4, [sl, #-1228]	; 0xfffffb34
    8cbc:	andscc	r4, r4, r8, ror r4
    8cc0:	andne	pc, r3, #164, 22	; 0x29000
    8cc4:	blx	14b016 <_ZdlPv@@Base+0x141a7a>
    8cc8:			; <UNDEFINED> instruction: 0x46133112
    8ccc:	eorseq	pc, r0, #1073741824	; 0x40000000
    8cd0:	stccs	8, cr15, [r1, #-0]
    8cd4:	mvnsle	r2, r0, lsl #22
    8cd8:			; <UNDEFINED> instruction: 0x4770bc70
    8cdc:	andeq	sl, r1, r2, lsl pc
    8ce0:	ldrdeq	sl, [r1], -r8
    8ce4:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
    8ce8:			; <UNDEFINED> instruction: 0xf64c4479
    8cec:	smlawtcc	ip, sp, r5, r4
    8cf0:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    8cf4:	blx	fe952526 <_ZdlPv@@Base+0xfe948f8a>
    8cf8:	strmi	r2, [r4], -r0, lsl #6
    8cfc:	b	13d3d28 <_ZdlPv@@Base+0x13ca78c>
    8d00:	blx	189c56 <_ZdlPv@@Base+0x1806ba>
    8d04:			; <UNDEFINED> instruction: 0x46180213
    8d08:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    8d0c:	stccc	8, cr15, [r1, #-4]
    8d10:			; <UNDEFINED> instruction: 0x4608d8f1
    8d14:			; <UNDEFINED> instruction: 0x4770bc70
    8d18:	andeq	sl, r1, ip, lsr #29
    8d1c:	stmib	r0, {r9, sp}^
    8d20:	ldrbmi	r2, [r0, -r0, lsl #4]!
    8d24:			; <UNDEFINED> instruction: 0x4604b510
    8d28:	addcs	r2, r8, r1, lsl r3
    8d2c:			; <UNDEFINED> instruction: 0xf7f96063
    8d30:	andcs	lr, r0, #152, 30	; 0x260
    8d34:	orreq	pc, r8, r0, lsl #2
    8d38:	stmib	r3, {r0, r1, r9, sl, lr}^
    8d3c:	movwcc	r2, #33280	; 0x8200
    8d40:			; <UNDEFINED> instruction: 0xd1fa4299
    8d44:	strtmi	r6, [r0], -r0, lsr #32
    8d48:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    8d4c:			; <UNDEFINED> instruction: 0x4605b538
    8d50:	cmplt	fp, r3, asr #16
    8d54:	stmdavs	fp!, {sl, sp}
    8d58:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    8d5c:			; <UNDEFINED> instruction: 0xf7f93401
    8d60:	stmdavs	fp!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    8d64:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    8d68:	tstlt	r8, r8, lsr #16
    8d6c:	svc	0x00d8f7f9
    8d70:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    8d74:	svcmi	0x00f0e92d
    8d78:	addlt	r4, r3, r1, lsl #13
    8d7c:			; <UNDEFINED> instruction: 0x460e4692
    8d80:	subsle	r2, r9, r0, lsl #18
    8d84:			; <UNDEFINED> instruction: 0xf0004630
    8d88:			; <UNDEFINED> instruction: 0xf8d9fd31
    8d8c:	strbmi	r8, [r1], -r4
    8d90:			; <UNDEFINED> instruction: 0xf7f99001
    8d94:			; <UNDEFINED> instruction: 0xf8d9ef2c
    8d98:			; <UNDEFINED> instruction: 0xf8555000
    8d9c:	sbceq	fp, sl, r1, lsr r0
    8da0:	strmi	r1, [ip], -pc, lsr #17
    8da4:	svceq	0x0000f1bb
    8da8:	ands	sp, r7, r9, lsl #2
    8dac:	ldrbtcc	pc, [pc], #264	; 8db4 <__printf_chk@plt+0x5ed4>	; <UNPREDICTABLE>
    8db0:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    8db4:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    8db8:	svceq	0x0000f1bb
    8dbc:	ldrtmi	sp, [r1], -lr
    8dc0:			; <UNDEFINED> instruction: 0xf7fa4658
    8dc4:	orrlt	lr, r8, #24, 16	; 0x180000
    8dc8:	rscle	r2, pc, r0, lsl #24
    8dcc:			; <UNDEFINED> instruction: 0xf8553c01
    8dd0:	rsceq	fp, r2, r4, lsr r0
    8dd4:			; <UNDEFINED> instruction: 0xf1bb18af
    8dd8:	mvnsle	r0, r0, lsl #30
    8ddc:	svceq	0x0000f1ba
    8de0:	addshi	pc, ip, r0
    8de4:	ldrdcc	pc, [r8], -r9
    8de8:	svceq	0x0083ebb8
    8dec:	ldrmi	fp, [r4], -r8, lsl #31
    8df0:	ldrtmi	sp, [r0], -r8, lsr #18
    8df4:	svc	0x00d8f7f9
    8df8:	andls	r1, r1, #16896	; 0x4200
    8dfc:			; <UNDEFINED> instruction: 0xf7f94610
    8e00:	bls	84d40 <_ZdlPv@@Base+0x7b7a4>
    8e04:			; <UNDEFINED> instruction: 0x46834631
    8e08:	svc	0x00bcf7f9
    8e0c:	ldrdne	pc, [r0], -r9
    8e10:	ldrdcs	pc, [r8], -r9
    8e14:			; <UNDEFINED> instruction: 0xf8411908
    8e18:	andcc	fp, r1, #4
    8e1c:	andge	pc, r4, r0, asr #17
    8e20:	andcs	pc, r8, r9, asr #17
    8e24:	andlt	r4, r3, r8, asr r6
    8e28:	svchi	0x00f0e8bd
    8e2c:			; <UNDEFINED> instruction: 0xf8c74658
    8e30:	andlt	sl, r3, r4
    8e34:	svchi	0x00f0e8bd
    8e38:	eorcs	r4, r8, r9, lsr r9
    8e3c:			; <UNDEFINED> instruction: 0xf7fc4479
    8e40:			; <UNDEFINED> instruction: 0xe79ffa3f
    8e44:			; <UNDEFINED> instruction: 0xf0004640
    8e48:			; <UNDEFINED> instruction: 0xf1b0fcef
    8e4c:	strmi	r5, [r4], -r0, lsl #31
    8e50:	andeq	pc, r4, r9, asr #17
    8e54:	sbceq	fp, r0, r4, lsr pc
    8e58:	rscscc	pc, pc, pc, asr #32
    8e5c:	svc	0x0000f7f9
    8e60:	svclt	0x00581e62
    8e64:	strmi	r2, [r7], -r0, lsl #2
    8e68:			; <UNDEFINED> instruction: 0x4603bf58
    8e6c:	bcc	7de8c <_ZdlPv@@Base+0x748f0>
    8e70:	smlabtne	r0, r3, r9, lr
    8e74:			; <UNDEFINED> instruction: 0xf1031c50
    8e78:	mvnsle	r0, r8, lsl #6
    8e7c:	andvc	pc, r0, r9, asr #17
    8e80:	svceq	0x0000f1b8
    8e84:	bl	17cf40 <_ZdlPv@@Base+0x1739a4>
    8e88:	strtmi	r0, [ip], -r8, asr #17
    8e8c:			; <UNDEFINED> instruction: 0xf7f9e004
    8e90:	strcc	lr, [r8], #-3746	; 0xfffff15e
    8e94:	eorle	r4, r2, r0, lsr #11
    8e98:	stmdacs	r0, {r5, fp, sp, lr}
    8e9c:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    8ea0:	rscsle	r2, r4, r0, lsl #22
    8ea4:	stc2	0, cr15, [r2]
    8ea8:	ldrdvc	pc, [r4], -r9
    8eac:			; <UNDEFINED> instruction: 0xf7f94639
    8eb0:			; <UNDEFINED> instruction: 0xf8d9ee9e
    8eb4:			; <UNDEFINED> instruction: 0xf8522000
    8eb8:	bl	94f84 <_ZdlPv@@Base+0x8b9e8>
    8ebc:	teqlt	fp, r1, asr #1
    8ec0:	vsubne.f64	d27, d9, d1
    8ec4:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    8ec8:	sbceq	lr, r1, r2, lsl #22
    8ecc:	mvnsle	r2, r0, lsl #22
    8ed0:	movwcs	lr, #2516	; 0x9d4
    8ed4:	strmi	r3, [r0, #1032]!	; 0x408
    8ed8:	movwcs	lr, #2496	; 0x9c0
    8edc:			; <UNDEFINED> instruction: 0xf8d9d1dc
    8ee0:			; <UNDEFINED> instruction: 0xf8d97000
    8ee4:	stmdals	r1, {r2, pc}
    8ee8:			; <UNDEFINED> instruction: 0xf7f94641
    8eec:			; <UNDEFINED> instruction: 0xf857ee80
    8ef0:	sbceq	r3, ip, r1, lsr r0
    8ef4:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    8ef8:	mvnscc	pc, r8, lsl #2
    8efc:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    8f00:	blcs	9238 <__printf_chk@plt+0x6358>
    8f04:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    8f08:	svcge	0x0073f43f
    8f0c:			; <UNDEFINED> instruction: 0xf7f94628
    8f10:	strb	lr, [lr, -r8, lsl #30]!
    8f14:	ldrb	r3, [r5, r1, lsl #18]
    8f18:	strb	r3, [pc, r1, lsl #18]!
    8f1c:			; <UNDEFINED> instruction: 0xe78146d3
    8f20:	andeq	r5, r0, r8, ror #12
    8f24:	mvnsmi	lr, sp, lsr #18
    8f28:	strmi	r4, [lr], -r4, lsl #12
    8f2c:	ldrtmi	fp, [r0], -r1, asr #6
    8f30:	mrrc2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    8f34:	ldrdhi	pc, [r4], -r4
    8f38:			; <UNDEFINED> instruction: 0xf7f94641
    8f3c:	stmdavs	r5!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    8f40:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    8f44:	strbeq	lr, [r1, r5, lsl #22]
    8f48:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    8f4c:			; <UNDEFINED> instruction: 0xf108e013
    8f50:			; <UNDEFINED> instruction: 0xf85534ff
    8f54:	bl	14902c <_ZdlPv@@Base+0x13fa90>
    8f58:	smulbtlt	r0, r4, r7
    8f5c:			; <UNDEFINED> instruction: 0xf7f94631
    8f60:	cmplt	r0, sl, asr #30
    8f64:	rscsle	r2, r2, r0, lsl #24
    8f68:			; <UNDEFINED> instruction: 0xf8553c01
    8f6c:	bl	149044 <_ZdlPv@@Base+0x13faa8>
    8f70:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    8f74:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    8f78:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    8f7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8f80:	eorcs	r4, r8, r2, lsl #18
    8f84:			; <UNDEFINED> instruction: 0xf7fc4479
    8f88:	bfi	pc, fp, (invalid: 19:16)	; <UNPREDICTABLE>
    8f8c:	andeq	r5, r0, r0, lsr #10
    8f90:	ldrbmi	lr, [r0, sp, lsr #18]!
    8f94:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    8f98:	cmnlt	r7, #4, 12	; 0x400000
    8f9c:			; <UNDEFINED> instruction: 0xf0004638
    8fa0:			; <UNDEFINED> instruction: 0xf8d4fc25
    8fa4:	strbmi	r8, [r1], -r4
    8fa8:	mcr	7, 1, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    8fac:			; <UNDEFINED> instruction: 0xf8566826
    8fb0:	bl	19d07c <_ZdlPv@@Base+0x193ae0>
    8fb4:	strmi	r0, [ip], -r1, asr #21
    8fb8:	ands	fp, r4, sp, lsr r9
    8fbc:	ldrbtcc	pc, [pc], #264	; 8fc4 <__printf_chk@plt+0x60e4>	; <UNPREDICTABLE>
    8fc0:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    8fc4:	beq	ff143be4 <_ZdlPv@@Base+0xff13a648>
    8fc8:	ldrtmi	fp, [r9], -sp, ror #2
    8fcc:			; <UNDEFINED> instruction: 0xf7f94628
    8fd0:	cmplt	r8, r2, lsl pc
    8fd4:	rscsle	r2, r1, r0, lsl #24
    8fd8:			; <UNDEFINED> instruction: 0xf8563c01
    8fdc:	bl	19d0b4 <_ZdlPv@@Base+0x193b18>
    8fe0:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    8fe4:			; <UNDEFINED> instruction: 0x4628d1f1
    8fe8:			; <UNDEFINED> instruction: 0x87f0e8bd
    8fec:	andpl	pc, r0, r9, asr #17
    8ff0:	ldrdpl	pc, [r4], -sl
    8ff4:	pop	{r3, r5, r9, sl, lr}
    8ff8:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    8ffc:	ldrbtmi	r2, [r9], #-40	; 0xffffffd8
    9000:			; <UNDEFINED> instruction: 0xf95ef7fc
    9004:	svclt	0x0000e7ca
    9008:	andeq	r5, r0, r6, lsr #9
    900c:	stmib	r0, {r9, sp}^
    9010:	ldrbmi	r1, [r0, -r0, lsl #4]!
    9014:			; <UNDEFINED> instruction: 0x4606b4f0
    9018:	ldmdavs	r3!, {fp, sp, lr}^
    901c:			; <UNDEFINED> instruction: 0x0700e9d0
    9020:	svclt	0x003842bb
    9024:	strbeq	lr, [r3, #2816]	; 0xb00
    9028:	ands	sp, r0, r5, lsl #6
    902c:			; <UNDEFINED> instruction: 0xf105429f
    9030:	rsbsvs	r0, r3, r8, lsl #10
    9034:			; <UNDEFINED> instruction: 0xf850d00b
    9038:	movwcc	r4, #4147	; 0x1033
    903c:	rscsle	r2, r5, r0, lsl #24
    9040:	andcs	r6, r1, sp, ror #16
    9044:	andsvs	r6, r5, ip
    9048:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    904c:	andcs	r4, r0, r0, ror r7
    9050:			; <UNDEFINED> instruction: 0x4770bcf0
    9054:	mvnscc	pc, pc, asr #32
    9058:	stmib	r0, {r9, sp}^
    905c:	ldrbmi	r1, [r0, -r0, lsl #4]!
    9060:			; <UNDEFINED> instruction: 0x4605b538
    9064:	addcs	r2, r8, r1, lsl r3
    9068:			; <UNDEFINED> instruction: 0xf7f9606b
    906c:			; <UNDEFINED> instruction: 0xf04fedfa
    9070:	andcs	r3, r0, #-1073741761	; 0xc000003f
    9074:	streq	pc, [r8], #256	; 0x100
    9078:	stmib	r3, {r0, r1, r9, sl, lr}^
    907c:	movwcc	r1, #33280	; 0x8200
    9080:			; <UNDEFINED> instruction: 0xd1fa429c
    9084:	strtmi	r6, [r8], -r8, lsr #32
    9088:	ldclt	0, cr6, [r8, #-680]!	; 0xfffffd58
    908c:	ldrdcs	lr, [r0, -r0]
    9090:			; <UNDEFINED> instruction: 0x4605b538
    9094:	strcs	fp, [r0], #-345	; 0xfffffea7
    9098:	biceq	lr, r4, #2048	; 0x800
    909c:	ldmdavs	r8, {r0, sl, ip, sp}^
    90a0:			; <UNDEFINED> instruction: 0xf7f9b118
    90a4:	ldmib	r5, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    90a8:	adcmi	r2, r1, #0, 2
    90ac:			; <UNDEFINED> instruction: 0xb112d8f4
    90b0:			; <UNDEFINED> instruction: 0xf7f94610
    90b4:			; <UNDEFINED> instruction: 0x4628ee36
    90b8:	svclt	0x0000bd38
    90bc:			; <UNDEFINED> instruction: 0x4604b510
    90c0:	addvs	pc, r2, r0, lsl #10
    90c4:			; <UNDEFINED> instruction: 0xffe2f7ff
    90c8:			; <UNDEFINED> instruction: 0xf7ff1d20
    90cc:			; <UNDEFINED> instruction: 0x4620fe3f
    90d0:	svclt	0x0000bd10
    90d4:	svcmi	0x00f0e92d
    90d8:	addlt	r1, r3, lr, lsl #28
    90dc:	ldrmi	r4, [r7], -r1, lsl #13
    90e0:			; <UNDEFINED> instruction: 0xf8d9db3d
    90e4:	ldrtmi	r8, [r0], -r4
    90e8:			; <UNDEFINED> instruction: 0xf7f94641
    90ec:			; <UNDEFINED> instruction: 0xf8d9ed80
    90f0:			; <UNDEFINED> instruction: 0xf8555000
    90f4:	sbceq	r3, ip, r1, lsr r0
    90f8:	blcs	f5a8 <_ZdlPv@@Base+0x600c>
    90fc:	ands	sp, r2, r8, lsl #20
    9100:	mvnscc	pc, r8, lsl #2
    9104:	eorscc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    9108:	stmdbne	sl!, {r2, r3, r6, r7}
    910c:	blle	293d14 <_ZdlPv@@Base+0x28a778>
    9110:	mulsle	r9, lr, r2
    9114:	rscsle	r2, r3, r0, lsl #18
    9118:			; <UNDEFINED> instruction: 0xf8553901
    911c:	sbceq	r3, ip, r1, lsr r0
    9120:	blcs	f5d0 <_ZdlPv@@Base+0x6034>
    9124:	strdlt	sp, [r7, #-164]!	; 0xffffff5c
    9128:	ldrdcc	pc, [r8], -r9
    912c:	subeq	lr, r3, #3072	; 0xc00
    9130:	svceq	0x0048ebb2
    9134:	stmdbne	sl!, {r0, r3, r4, r9, ip, lr, pc}
    9138:	movwcc	r5, #4398	; 0x112e
    913c:			; <UNDEFINED> instruction: 0xf8c96057
    9140:	andlt	r3, r3, r8
    9144:	svchi	0x00f0e8bd
    9148:			; <UNDEFINED> instruction: 0xb1206850
    914c:	stcl	7, cr15, [r8, #996]!	; 0x3e4
    9150:	ldrdpl	pc, [r0], -r9
    9154:	subsvs	r1, r7, sl, lsr #18
    9158:	pop	{r0, r1, ip, sp, pc}
    915c:	ldmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9160:	ldrbtmi	r2, [r9], #-44	; 0xffffffd4
    9164:			; <UNDEFINED> instruction: 0xf8acf7fc
    9168:			; <UNDEFINED> instruction: 0x4640e7bb
    916c:	blx	1745176 <_ZdlPv@@Base+0x173bbda>
    9170:	svcpl	0x0080f1b0
    9174:			; <UNDEFINED> instruction: 0xf8c94604
    9178:	svclt	0x00340004
    917c:			; <UNDEFINED> instruction: 0xf04f00c0
    9180:			; <UNDEFINED> instruction: 0xf7f930ff
    9184:	cdpne	13, 6, cr14, cr2, cr14, {3}
    9188:	tstcs	r0, r8, asr pc
    918c:	svclt	0x005c4682
    9190:			; <UNDEFINED> instruction: 0xf04f4603
    9194:	strle	r3, [r6], #-255	; 0xffffff01
    9198:	stmib	r3, {r0, r9, fp, ip, sp}^
    919c:	ldfnee	f0, [r4], {-0}
    91a0:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    91a4:	bl	17d98c <_ZdlPv@@Base+0x1743f0>
    91a8:			; <UNDEFINED> instruction: 0xf8d904c8
    91ac:			; <UNDEFINED> instruction: 0xf1053004
    91b0:	strcc	r0, [r4], #-2820	; 0xfffff4fc
    91b4:	andge	pc, r0, r9, asr #17
    91b8:	svceq	0x0000f1b8
    91bc:	eor	sp, r8, r4, lsl #2
    91c0:	bleq	2455f4 <_ZdlPv@@Base+0x23c058>
    91c4:	eorle	r4, r4, r3, lsr #11
    91c8:	stchi	8, cr15, [r4], {91}	; 0x5b
    91cc:	svceq	0x0000f1b8
    91d0:			; <UNDEFINED> instruction: 0xf8dbdbf6
    91d4:	andls	r2, r0, #0
    91d8:	rscsle	r2, r1, r0, lsl #20
    91dc:			; <UNDEFINED> instruction: 0x46404619
    91e0:			; <UNDEFINED> instruction: 0xf7f99301
    91e4:	ldmib	sp, {r2, r8, sl, fp, sp, lr, pc}^
    91e8:			; <UNDEFINED> instruction: 0xf85a2300
    91ec:	bl	2892b8 <_ZdlPv@@Base+0x27fd1c>
    91f0:	stmdacs	r0, {r0, r6, r7, sl, fp}
    91f4:	bllt	e7fe18 <_ZdlPv@@Base+0xe7687c>
    91f8:			; <UNDEFINED> instruction: 0xf85a1e59
    91fc:	bl	2892c8 <_ZdlPv@@Base+0x27fd2c>
    9200:	stmdacs	r0, {r0, r6, r7, sl, fp}
    9204:			; <UNDEFINED> instruction: 0xf10bdaf7
    9208:	stmib	ip, {r3, r8, r9, fp}^
    920c:	strmi	r8, [r3, #512]!	; 0x200
    9210:			; <UNDEFINED> instruction: 0x4619d1da
    9214:	movwls	r4, #1584	; 0x630
    9218:	stcl	7, cr15, [r8], #996	; 0x3e4
    921c:			; <UNDEFINED> instruction: 0xf85a9b00
    9220:	sbceq	r2, ip, r1, lsr r0
    9224:	blle	193a2c <_ZdlPv@@Base+0x18a490>
    9228:	vnmlsne.f16	s23, s19, s2	; <UNPREDICTABLE>
    922c:	eorscs	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    9230:	bcs	9568 <_Znwj@@Base+0x14>
    9234:	ldrshlt	sp, [sp, #-168]	; 0xffffff58
    9238:			; <UNDEFINED> instruction: 0xf7f94628
    923c:			; <UNDEFINED> instruction: 0xf8d9ed72
    9240:			; <UNDEFINED> instruction: 0xf8d95000
    9244:	ldrb	r3, [r6, -r8]!
    9248:	ldrb	r3, [r6, r1, lsl #18]
    924c:	strb	r3, [sp, r1, lsl #18]!
    9250:	ldrdcc	pc, [r8], -r9
    9254:			; <UNDEFINED> instruction: 0xe76e4655
    9258:	andeq	r5, r0, r2, asr #6
    925c:	cfrshl64ne	mvdx12, mvdx0, fp
    9260:	blle	89aa80 <_ZdlPv@@Base+0x8914e4>
    9264:			; <UNDEFINED> instruction: 0x46206875
    9268:			; <UNDEFINED> instruction: 0xf7f94629
    926c:	ldmdavs	r2!, {r6, r7, sl, fp, sp, lr, pc}
    9270:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    9274:	sbceq	lr, r1, r2, lsl #22
    9278:	ble	1d3e80 <_ZdlPv@@Base+0x1ca8e4>
    927c:	mcrne	0, 3, lr, cr9, cr1, {0}
    9280:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    9284:	sbceq	lr, r1, r2, lsl #22
    9288:	blle	293e90 <_ZdlPv@@Base+0x28a8f4>
    928c:	mulle	sl, ip, r2
    9290:	rscsle	r2, r4, r0, lsl #18
    9294:			; <UNDEFINED> instruction: 0xf8523901
    9298:	bl	95364 <_ZdlPv@@Base+0x8bdc8>
    929c:	blcs	95a8 <_ZdlPv@@Base+0xc>
    92a0:	strdcs	sp, [r0], -r4
    92a4:	stmdavs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    92a8:	stmdbmi	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    92ac:	ldrbtmi	r2, [r9], #-44	; 0xffffffd4
    92b0:			; <UNDEFINED> instruction: 0xf806f7fc
    92b4:	svclt	0x0000e7d6
    92b8:	strdeq	r5, [r0], -r6
    92bc:	stmib	r0, {r9, sp}^
    92c0:	ldrbmi	r1, [r0, -r0, lsl #4]!
    92c4:			; <UNDEFINED> instruction: 0x4605b470
    92c8:	movwmi	lr, #2512	; 0x9d0
    92cc:	ldrdvs	lr, [r0], -r4
    92d0:	stmdale	r3, {r3, r4, r7, r9, lr}
    92d4:	addmi	lr, r3, #18
    92d8:	andle	r6, pc, fp, rrx
    92dc:	eorsmi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    92e0:	stccs	3, cr3, [r0], {1}
    92e4:	strdvs	sp, [ip], -r7
    92e8:	stmdavs	fp!, {r0, sp}^
    92ec:	bl	18f358 <_ZdlPv@@Base+0x185dbc>
    92f0:	ldmdavs	r3!, {r0, r1, r6, r7, r9, sl}^
    92f4:	rsbvs	r6, r9, r3, lsl r0
    92f8:			; <UNDEFINED> instruction: 0x4770bc70
    92fc:	ldcllt	0, cr2, [r0], #-0
    9300:	svclt	0x00004770
    9304:			; <UNDEFINED> instruction: 0x4605b538
    9308:	strmi	r2, [r4], -r0, lsl #6
    930c:	blcc	147428 <_ZdlPv@@Base+0x13de8c>
    9310:			; <UNDEFINED> instruction: 0xf7ff4628
    9314:			; <UNDEFINED> instruction: 0xf504fd07
    9318:			; <UNDEFINED> instruction: 0xf7ff6082
    931c:			; <UNDEFINED> instruction: 0xf104fea1
    9320:	vcgt.s8	d0, d4, d12
    9324:	andcs	r4, r0, #12, 2
    9328:	svccs	0x0004f843
    932c:	mvnsle	r4, fp, lsl #5
    9330:	orrvs	pc, r3, #4, 10	; 0x1000000
    9334:	tsteq	r8, r4, lsl #12	; <UNPREDICTABLE>
    9338:			; <UNDEFINED> instruction: 0xf8432200
    933c:	addmi	r2, fp, #4, 30
    9340:			; <UNDEFINED> instruction: 0x4620d1fb
    9344:			; <UNDEFINED> instruction: 0x4628bd38
    9348:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    934c:	stcl	7, cr15, [r0], {249}	; 0xf9
    9350:	ldrblt	r4, [r0, #-2588]!	; 0xfffff5e4
    9354:	streq	lr, [r1], r0, lsl #22
    9358:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    935c:	addlt	r6, r4, r5, lsr r9
    9360:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9364:			; <UNDEFINED> instruction: 0xf04f9303
    9368:	cmplt	r5, r0, lsl #6
    936c:	blmi	59bbd0 <_ZdlPv@@Base+0x592634>
    9370:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9374:	blls	e33e4 <_ZdlPv@@Base+0xd9e48>
    9378:	qsuble	r4, sl, r1
    937c:	andlt	r4, r4, r8, lsr #12
    9380:			; <UNDEFINED> instruction: 0x4604bd70
    9384:			; <UNDEFINED> instruction: 0xf6464608
    9388:	vqdmlal.s<illegal width 8>	q8, d7, d3[4]
    938c:	movwls	r2, #4961	; 0x1361
    9390:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    9394:	strmi	r2, [r1], -r4, lsl #4
    9398:			; <UNDEFINED> instruction: 0xf7f9a802
    939c:			; <UNDEFINED> instruction: 0x200cecb4
    93a0:			; <UNDEFINED> instruction: 0xf8d8f000
    93a4:			; <UNDEFINED> instruction: 0xf04f6823
    93a8:			; <UNDEFINED> instruction: 0x460532ff
    93ac:	rsbvs	sl, sl, r1, lsl #16
    93b0:	eorvs	r1, fp, sl, asr ip
    93b4:			; <UNDEFINED> instruction: 0xf0016022
    93b8:	teqvs	r5, r7, asr #18	; <UNPREDICTABLE>
    93bc:	ldrb	r6, [r5, r8, lsr #1]
    93c0:	stc	7, cr15, [r0], {249}	; 0xf9
    93c4:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    93c8:	andeq	r0, r0, r8, lsr #2
    93cc:	andeq	r6, r1, r0, asr #21
    93d0:	ldrblt	r2, [r8, #2303]!	; 0x8ff
    93d4:	stmdale	r9, {r2, r9, sl, lr}
    93d8:			; <UNDEFINED> instruction: 0xf5004f19
    93dc:	ldrbtmi	r7, [pc], #-1411	; 93e4 <__printf_chk@plt+0x6504>
    93e0:	streq	lr, [r5, #2823]	; 0xb07
    93e4:	mvnlt	r6, lr, ror #16
    93e8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    93ec:			; <UNDEFINED> instruction: 0x46014d15
    93f0:			; <UNDEFINED> instruction: 0xf505447d
    93f4:	ldrtmi	r6, [r8], -r2, lsl #15
    93f8:			; <UNDEFINED> instruction: 0xff30f7ff
    93fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9400:	strdcs	sp, [ip], -r2
    9404:	stc	7, cr15, [ip], #-996	; 0xfffffc1c
    9408:	andcs	r6, r0, #2818048	; 0x2b0000
    940c:	strmi	r4, [r6], -r1, lsr #12
    9410:	eorsvs	r6, r3, r4, asr #32
    9414:	adcsvs	r4, r2, r8, lsr r6
    9418:	movwcc	r4, #5682	; 0x1632
    941c:			; <UNDEFINED> instruction: 0xf7ff602b
    9420:	ubfx	pc, r9, #28, #2
    9424:			; <UNDEFINED> instruction: 0xf000200c
    9428:	ldmdavs	fp!, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
    942c:	ldfnee	f2, [sl], {-0}
    9430:			; <UNDEFINED> instruction: 0x4606603a
    9434:	rsbvs	r6, r8, r4, asr #32
    9438:	andvs	r6, r3, r1, lsl #1
    943c:	svclt	0x0000e7d4
    9440:	andeq	sl, r1, sl, ror #15
    9444:	ldrdeq	sl, [r1], -r8
    9448:	blmi	d1bd1c <_ZdlPv@@Base+0xd12780>
    944c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9450:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    9454:	ldmdavs	fp, {r2, r9, sl, lr}
    9458:			; <UNDEFINED> instruction: 0xf04f9303
    945c:	tstlt	r8, r0, lsl #6
    9460:			; <UNDEFINED> instruction: 0xf0117801
    9464:	ldrdle	r0, [r5, -pc]
    9468:	addscs	r4, r6, sp, lsr #18
    946c:			; <UNDEFINED> instruction: 0xf7fb4479
    9470:	stmdavc	r1!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    9474:	ldmdblt	fp!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    9478:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    947c:			; <UNDEFINED> instruction: 0xff68f7ff
    9480:	bmi	a5ac98 <_ZdlPv@@Base+0xa516fc>
    9484:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    9488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    948c:	subsmi	r9, sl, r3, lsl #22
    9490:			; <UNDEFINED> instruction: 0x4620d13f
    9494:	ldcllt	0, cr11, [r0, #-16]!
    9498:	svclt	0x00082b68
    949c:	strls	r2, [r1], #-2403	; 0xfffff69d
    94a0:	stcmi	0, cr13, [r2, #-108]!	; 0xffffff94
    94a4:	ldrbtmi	sl, [sp], #-2305	; 0xfffff6ff
    94a8:	ldrtmi	r1, [r0], -lr, lsr #26
    94ac:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    94b0:	stmdacs	r0, {r2, r9, sl, lr}
    94b4:	andcs	sp, ip, r5, ror #3
    94b8:	bl	ff4c74a4 <_ZdlPv@@Base+0xff4bdf08>
    94bc:			; <UNDEFINED> instruction: 0xf04f682b
    94c0:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    94c4:	ldrtmi	r4, [r0], -r4, lsl #12
    94c8:	strtmi	r6, [r2], -r2, rrx
    94cc:	movwcc	r6, #4131	; 0x1023
    94d0:			; <UNDEFINED> instruction: 0xf7ff602b
    94d4:	adcvs	pc, r0, pc, asr #24
    94d8:	stmiavc	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    94dc:	mvnle	r2, r1, ror #22
    94e0:	blcs	1ca7874 <_ZdlPv@@Base+0x1c9e2d8>
    94e4:	andcs	sp, sl, #1073741879	; 0x40000037
    94e8:	stmdbge	r2, {r5, r8, sl, fp, ip}
    94ec:	bl	1ac74d8 <_ZdlPv@@Base+0x1abdf3c>
    94f0:	andcc	lr, r1, #3620864	; 0x374000
    94f4:	addsmi	r3, sl, #4, 6	; 0x10000000
    94f8:	ldmdavc	r3, {r0, r1, r4, r6, r7, ip, lr, pc}
    94fc:	bicsle	r2, r0, r0, lsl #22
    9500:	stmiale	lr, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
    9504:	stmdami	sl, {r0, r6, r7, r9, ip, sp, pc}
    9508:			; <UNDEFINED> instruction: 0xf7ff4478
    950c:	strmi	pc, [r4], -r1, lsr #30
    9510:			; <UNDEFINED> instruction: 0xf7f9e7b7
    9514:	svclt	0x0000ebd8
    9518:	andeq	r6, r1, r4, ror #19
    951c:	andeq	r0, r0, r8, lsr #2
    9520:	andeq	r5, r0, r8, lsr r0
    9524:	andeq	sl, r1, lr, asr #14
    9528:	andeq	r6, r1, sl, lsr #19
    952c:	andeq	sl, r1, r2, lsr #14
    9530:	andeq	sl, r1, r0, asr #13
    9534:	ldrbmi	r6, [r0, -r0, lsl #17]!
    9538:	addlt	fp, r3, r0, lsl #10
    953c:			; <UNDEFINED> instruction: 0xf7f99001
    9540:	stmdbls	r1, {r2, r4, r5, sl, fp, sp, lr, pc}
    9544:	andcs	r4, r2, r2, lsl #12
    9548:			; <UNDEFINED> instruction: 0xf85db003
    954c:			; <UNDEFINED> instruction: 0xf7f9eb04
    9550:	svclt	0x0000bc3d

00009554 <_Znwj@@Base>:
    9554:	cmp	r0, #1
    9556:	push	{r3, lr}
    9558:	it	cc
    955a:	movcc	r0, #1
    955c:	blx	2d9c <malloc@plt>
    9560:	ldr	r3, [pc, #40]	; (958c <_Znwj@@Base+0x38>)
    9562:	add	r3, pc
    9564:	cbz	r0, 9568 <_Znwj@@Base+0x14>
    9566:	pop	{r3, pc}
    9568:	ldr	r2, [pc, #36]	; (9590 <_Znwj@@Base+0x3c>)
    956a:	ldr	r3, [r3, r2]
    956c:	ldr	r0, [r3, #0]
    956e:	cbz	r0, 957c <_Znwj@@Base+0x28>
    9570:	bl	9538 <__printf_chk@plt+0x6658>
    9574:	ldr	r0, [pc, #28]	; (9594 <_Znwj@@Base+0x40>)
    9576:	add	r0, pc
    9578:	bl	9538 <__printf_chk@plt+0x6658>
    957c:	ldr	r0, [pc, #24]	; (9598 <_Znwj@@Base+0x44>)
    957e:	add	r0, pc
    9580:	bl	9538 <__printf_chk@plt+0x6658>
    9584:	mov.w	r0, #4294967295	; 0xffffffff
    9588:	blx	2de8 <_exit@plt>
    958c:	ldr	r6, [r1, #12]
    958e:	movs	r1, r0
    9590:	lsls	r4, r1, #5
    9592:	movs	r0, r0
    9594:	ldr	r7, [pc, #344]	; (96f0 <_ZdlPv@@Base+0x154>)
    9596:	movs	r0, r0
    9598:	ldr	r7, [pc, #328]	; (96e4 <_ZdlPv@@Base+0x148>)
	...

0000959c <_ZdlPv@@Base>:
    959c:	cbz	r0, 95a2 <_ZdlPv@@Base+0x6>
    959e:	b.w	2bd0 <free@plt>
    95a2:	bx	lr
    95a4:	cbz	r0, 95aa <_ZdlPv@@Base+0xe>
    95a6:	b.w	2bd0 <free@plt>
    95aa:	bx	lr
    95ac:	movs	r0, r0
    95ae:	movs	r0, r0
    95b0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    95b4:	movs	r5, #24
    95b6:	ldr	r4, [pc, #120]	; (9630 <_ZdlPv@@Base+0x94>)
    95b8:	mov	r7, r0
    95ba:	vpush	{d8}
    95be:	mov	r6, r3
    95c0:	add	r4, pc
    95c2:	mov.w	r9, #48	; 0x30
    95c6:	mov.w	r8, #0
    95ca:	vldr	d8, [pc, #92]	; 9628 <_ZdlPv@@Base+0x8c>
    95ce:	mla	r5, r5, r1, r4
    95d2:	mov	r4, r2
    95d4:	movs	r0, #3
    95d6:	adds	r5, #24
    95d8:	blx	2c60 <_Znaj@plt+0x4>
    95dc:	vmov	s13, r6
    95e0:	vmov	s15, r4
    95e4:	add.w	r2, r9, #1
    95e8:	vcvt.f64.s32	d5, s13
    95ec:	add.w	r3, r4, r4, lsr #31
    95f0:	mov	r4, r6
    95f2:	asrs	r6, r3, #1
    95f4:	vcvt.f64.s32	d7, s15
    95f8:	vdiv.f64	d6, d7, d8
    95fc:	vdiv.f64	d7, d5, d8
    9600:	strb.w	r9, [r0, #1]
    9604:	uxtb.w	r9, r2
    9608:	str.w	r0, [r5, #-24]
    960c:	cmp.w	r9, #56	; 0x38
    9610:	strb	r7, [r0, #0]
    9612:	strb.w	r8, [r0, #2]
    9616:	vstr	d6, [r5, #-16]
    961a:	vstr	d7, [r5, #-8]
    961e:	bne.n	95d4 <_ZdlPv@@Base+0x38>
    9620:	vpop	{d8}
    9624:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9628:	str	r6, [r4, #100]	; 0x64
    962a:	str	r6, [r4, #100]	; 0x64
    962c:	str	r6, [r4, #100]	; 0x64
    962e:	ands	r1, r7
    9630:	add	r6, sp, #144	; 0x90
    9632:	movs	r1, r0
    9634:	push	{r4, r5, lr}
    9636:	mov	r5, r1
    9638:	vpush	{d8-d9}
    963c:	vmov.f64	d9, d0
    9640:	sub	sp, #12
    9642:	str	r0, [sp, #4]
    9644:	vmov.f64	d8, d1
    9648:	blx	2da8 <strlen@plt>
    964c:	adds	r0, #1
    964e:	blx	2c60 <_Znaj@plt+0x4>
    9652:	ldr	r1, [sp, #4]
    9654:	mov	r4, r0
    9656:	blx	2cac <strcpy@plt+0x4>
    965a:	movs	r3, #24
    965c:	ldr	r2, [pc, #24]	; (9678 <_ZdlPv@@Base+0xdc>)
    965e:	mul.w	r1, r3, r5
    9662:	add	r2, pc
    9664:	adds	r3, r2, r1
    9666:	str	r4, [r2, r1]
    9668:	vstr	d9, [r3, #8]
    966c:	vstr	d8, [r3, #16]
    9670:	add	sp, #12
    9672:	vpop	{d8-d9}
    9676:	pop	{r4, r5, pc}
    9678:	add	r5, sp, #520	; 0x208
    967a:	movs	r1, r0
    967c:	push	{r3, r4, r5, lr}
    967e:	movw	r2, #1189	; 0x4a5
    9682:	vpush	{d8-d11}
    9686:	movw	r3, #841	; 0x349
    968a:	ldr	r4, [pc, #276]	; (97a0 <_ZdlPv@@Base+0x204>)
    968c:	movs	r1, #0
    968e:	movs	r0, #97	; 0x61
    9690:	movs	r5, #1
    9692:	vmov.f64	d8, #33	; 0x41080000  8.5
    9696:	add	r4, pc
    9698:	str.w	r5, [r4, #984]	; 0x3d8
    969c:	bl	95b0 <_ZdlPv@@Base+0x14>
    96a0:	mov.w	r3, #1000	; 0x3e8
    96a4:	movw	r2, #1414	; 0x586
    96a8:	movs	r1, #8
    96aa:	movs	r0, #98	; 0x62
    96ac:	bl	95b0 <_ZdlPv@@Base+0x14>
    96b0:	movw	r3, #917	; 0x395
    96b4:	movw	r2, #1297	; 0x511
    96b8:	movs	r1, #16
    96ba:	movs	r0, #99	; 0x63
    96bc:	bl	95b0 <_ZdlPv@@Base+0x14>
    96c0:	movw	r3, #771	; 0x303
    96c4:	movw	r2, #1090	; 0x442
    96c8:	movs	r1, #24
    96ca:	vmov.f64	d9, #38	; 0x41300000  11.0
    96ce:	movs	r0, #100	; 0x64
    96d0:	bl	95b0 <_ZdlPv@@Base+0x14>
    96d4:	ldr	r0, [pc, #204]	; (97a4 <_ZdlPv@@Base+0x208>)
    96d6:	movs	r1, #32
    96d8:	add	r0, pc
    96da:	vmov.f64	d11, #49	; 0x41880000  17.0
    96de:	vmov.f64	d1, d8
    96e2:	vmov.f64	d0, d9
    96e6:	bl	9634 <_ZdlPv@@Base+0x98>
    96ea:	ldr	r0, [pc, #188]	; (97a8 <_ZdlPv@@Base+0x20c>)
    96ec:	movs	r1, #33	; 0x21
    96ee:	add	r0, pc
    96f0:	vmov.f64	d1, d8
    96f4:	vmov.f64	d0, #44	; 0x41600000  14.0
    96f8:	bl	9634 <_ZdlPv@@Base+0x98>
    96fc:	ldr	r0, [pc, #172]	; (97ac <_ZdlPv@@Base+0x210>)
    96fe:	movs	r1, #34	; 0x22
    9700:	add	r0, pc
    9702:	vmov.f64	d10, #30	; 0x40f00000  7.5
    9706:	vmov.f64	d1, d9
    970a:	vmov.f64	d0, d11
    970e:	bl	9634 <_ZdlPv@@Base+0x98>
    9712:	ldr	r0, [pc, #156]	; (97b0 <_ZdlPv@@Base+0x214>)
    9714:	movs	r1, #35	; 0x23
    9716:	add	r0, pc
    9718:	vmov.f64	d1, d11
    971c:	vmov.f64	d0, d9
    9720:	bl	9634 <_ZdlPv@@Base+0x98>
    9724:	ldr	r0, [pc, #140]	; (97b4 <_ZdlPv@@Base+0x218>)
    9726:	movs	r1, #36	; 0x24
    9728:	add	r0, pc
    972a:	vmov.f64	d0, d8
    972e:	vmov.f64	d1, #22	; 0x40b00000  5.5
    9732:	bl	9634 <_ZdlPv@@Base+0x98>
    9736:	ldr	r0, [pc, #128]	; (97b8 <_ZdlPv@@Base+0x21c>)
    9738:	movs	r1, #37	; 0x25
    973a:	add	r0, pc
    973c:	vmov.f64	d1, d10
    9740:	vmov.f64	d0, #36	; 0x41200000  10.0
    9744:	bl	9634 <_ZdlPv@@Base+0x98>
    9748:	ldr	r0, [pc, #112]	; (97bc <_ZdlPv@@Base+0x220>)
    974a:	vldr	d1, [pc, #60]	; 9788 <_ZdlPv@@Base+0x1ec>
    974e:	movs	r1, #38	; 0x26
    9750:	add	r0, pc
    9752:	vmov.f64	d0, #35	; 0x41180000  9.5
    9756:	bl	9634 <_ZdlPv@@Base+0x98>
    975a:	ldr	r0, [pc, #100]	; (97c0 <_ZdlPv@@Base+0x224>)
    975c:	movs	r1, #39	; 0x27
    975e:	add	r0, pc
    9760:	vmov.f64	d0, d10
    9764:	vmov.f64	d1, #15	; 0x40780000  3.875
    9768:	bl	9634 <_ZdlPv@@Base+0x98>
    976c:	vpop	{d8-d11}
    9770:	movs	r1, #40	; 0x28
    9772:	ldr	r0, [pc, #80]	; (97c4 <_ZdlPv@@Base+0x228>)
    9774:	vldr	d1, [pc, #24]	; 9790 <_ZdlPv@@Base+0x1f4>
    9778:	add	r0, pc
    977a:	ldmia.w	sp!, {r3, r4, r5, lr}
    977e:	vldr	d0, [pc, #24]	; 9798 <_ZdlPv@@Base+0x1fc>
    9782:	b.n	9634 <_ZdlPv@@Base+0x98>
    9784:	nop.w
    9788:	movs	r0, r0
    978a:	movs	r0, r0
    978c:	strh	r0, [r0, #0]
    978e:	ands	r0, r2
    9790:	cmp	r2, #85	; 0x55
    9792:	ldr	r2, [pc, #596]	; (99e8 <_ZdlPv@@Base+0x44c>)
    9794:	strh	r5, [r4, r2]
    9796:	ands	r1, r2
    9798:	cmp	r2, #85	; 0x55
    979a:	ldr	r2, [pc, #596]	; (99f0 <_ZdlPv@@Base+0x454>)
    979c:	strh	r5, [r4, r2]
    979e:	ands	r1, r4
    97a0:	add	r5, sp, #312	; 0x138
    97a2:	movs	r1, r0
    97a4:	ldr	r6, [pc, #32]	; (97c8 <_ZdlPv@@Base+0x22c>)
    97a6:	movs	r0, r0
    97a8:	ldr	r5, [pc, #1000]	; (9b94 <_ZdlPv@@Base+0x5f8>)
    97aa:	movs	r0, r0
    97ac:	ldr	r5, [pc, #960]	; (9b70 <_ZdlPv@@Base+0x5d4>)
    97ae:	movs	r0, r0
    97b0:	ldr	r5, [pc, #904]	; (9b3c <_ZdlPv@@Base+0x5a0>)
    97b2:	movs	r0, r0
    97b4:	ldr	r5, [pc, #864]	; (9b18 <_ZdlPv@@Base+0x57c>)
    97b6:	movs	r0, r0
    97b8:	ldr	r5, [pc, #840]	; (9b04 <_ZdlPv@@Base+0x568>)
    97ba:	movs	r0, r0
    97bc:	ldr	r5, [pc, #800]	; (9ae0 <_ZdlPv@@Base+0x544>)
    97be:	movs	r0, r0
    97c0:	ldr	r5, [pc, #776]	; (9acc <_ZdlPv@@Base+0x530>)
    97c2:	movs	r0, r0
    97c4:	ldr	r5, [pc, #704]	; (9a88 <_ZdlPv@@Base+0x4ec>)
    97c6:	movs	r0, r0
    97c8:	ldr	r3, [pc, #28]	; (97e8 <_ZdlPv@@Base+0x24c>)
    97ca:	add	r3, pc
    97cc:	ldr.w	r3, [r3, #984]	; 0x3d8
    97d0:	cbz	r3, 97d4 <_ZdlPv@@Base+0x238>
    97d2:	bx	lr
    97d4:	push	{lr}
    97d6:	sub	sp, #12
    97d8:	str	r0, [sp, #4]
    97da:	bl	967c <_ZdlPv@@Base+0xe0>
    97de:	ldr	r0, [sp, #4]
    97e0:	add	sp, #12
    97e2:	ldr.w	pc, [sp], #4
    97e6:	nop
    97e8:	add	r4, sp, #104	; 0x68
    97ea:	movs	r1, r0
    97ec:	push	{r4, lr}
    97ee:	mov	r4, r0
    97f0:	cbz	r0, 9816 <_ZdlPv@@Base+0x27a>
    97f2:	ldrb	r0, [r4, #0]
    97f4:	mov	r2, r4
    97f6:	cbnz	r0, 980c <_ZdlPv@@Base+0x270>
    97f8:	b.n	9814 <_ZdlPv@@Base+0x278>
    97fa:	add.w	r0, r3, r0, lsl #4
    97fe:	ands.w	r1, r0, #4026531840	; 0xf0000000
    9802:	bic.w	r3, r0, #4026531840	; 0xf0000000
    9806:	it	ne
    9808:	eorne.w	r0, r3, r1, lsr #24
    980c:	ldrb.w	r3, [r2, #1]!
    9810:	cmp	r3, #0
    9812:	bne.n	97fa <_ZdlPv@@Base+0x25e>
    9814:	pop	{r4, pc}
    9816:	ldr	r1, [pc, #12]	; (9824 <_ZdlPv@@Base+0x288>)
    9818:	movs	r0, #27
    981a:	add	r1, pc
    981c:	bl	52c0 <__printf_chk@plt+0x23e0>
    9820:	b.n	97f2 <_ZdlPv@@Base+0x256>
    9822:	nop
    9824:	ldr	r5, [pc, #72]	; (9870 <_ZdlPv@@Base+0x2d4>)
    9826:	movs	r0, r0
    9828:	push	{r3, r4, r5, r6, r7, lr}
    982a:	cmp	r0, #100	; 0x64
    982c:	ldr	r6, [pc, #52]	; (9864 <_ZdlPv@@Base+0x2c8>)
    982e:	add	r6, pc
    9830:	bls.n	985e <_ZdlPv@@Base+0x2c2>
    9832:	ldr	r4, [pc, #52]	; (9868 <_ZdlPv@@Base+0x2cc>)
    9834:	mov	r5, r0
    9836:	ldr	r7, [pc, #52]	; (986c <_ZdlPv@@Base+0x2d0>)
    9838:	movw	r0, #503	; 0x1f7
    983c:	add	r4, pc
    983e:	add	r7, pc
    9840:	adds	r4, #8
    9842:	b.n	9858 <_ZdlPv@@Base+0x2bc>
    9844:	cbnz	r0, 9854 <_ZdlPv@@Base+0x2b8>
    9846:	ldr	r3, [pc, #40]	; (9870 <_ZdlPv@@Base+0x2d4>)
    9848:	mov	r0, r7
    984a:	ldr	r3, [r6, r3]
    984c:	mov	r2, r3
    984e:	mov	r1, r3
    9850:	bl	59c8 <__printf_chk@plt+0x2ae8>
    9854:	ldr.w	r0, [r4], #4
    9858:	cmp	r5, r0
    985a:	bcs.n	9844 <_ZdlPv@@Base+0x2a8>
    985c:	pop	{r3, r4, r5, r6, r7, pc}
    985e:	movs	r0, #101	; 0x65
    9860:	pop	{r3, r4, r5, r6, r7, pc}
    9862:	nop
    9864:	str	r2, [r0, #96]	; 0x60
    9866:	movs	r1, r0
    9868:	ldr	r5, [pc, #160]	; (990c <_ZdlPv@@Base+0x370>)
    986a:	movs	r0, r0
    986c:	ldr	r5, [pc, #72]	; (98b8 <_ZdlPv@@Base+0x31c>)
    986e:	movs	r0, r0
    9870:	lsls	r4, r6, #5
    9872:	movs	r0, r0
    9874:	push	{r4, lr}
    9876:	mov	r4, r0
    9878:	cbz	r0, 988a <_ZdlPv@@Base+0x2ee>
    987a:	movs	r1, #47	; 0x2f
    987c:	blx	2e64 <strrchr@plt>
    9880:	mov	r3, r0
    9882:	cbz	r0, 988c <_ZdlPv@@Base+0x2f0>
    9884:	mov	r0, r4
    9886:	movs	r2, #0
    9888:	strb	r2, [r3, #0]
    988a:	pop	{r4, pc}
    988c:	ldr	r0, [pc, #4]	; (9894 <_ZdlPv@@Base+0x2f8>)
    988e:	add	r0, pc
    9890:	pop	{r4, pc}
    9892:	nop
    9894:	ldr	r5, [pc, #248]	; (9990 <_ZdlPv@@Base+0x3f4>)
    9896:	movs	r0, r0
    9898:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    989c:	cmp	r0, #0
    989e:	beq.n	9944 <_ZdlPv@@Base+0x3a8>
    98a0:	ldrb	r3, [r0, #0]
    98a2:	mov	r8, r0
    98a4:	cmp	r3, #0
    98a6:	beq.n	9944 <_ZdlPv@@Base+0x3a8>
    98a8:	mov	r6, r1
    98aa:	movs	r1, #0
    98ac:	blx	2ce8 <access@plt>
    98b0:	cmp	r0, #0
    98b2:	beq.n	994c <_ZdlPv@@Base+0x3b0>
    98b4:	mov	r0, r8
    98b6:	ldr.w	sl, [pc, #168]	; 9960 <_ZdlPv@@Base+0x3c4>
    98ba:	blx	2da8 <strlen@plt>
    98be:	add	sl, pc
    98c0:	add.w	r9, r0, #1
    98c4:	b.n	990c <_ZdlPv@@Base+0x370>
    98c6:	cmp	r6, r4
    98c8:	sub.w	r7, r4, r6
    98cc:	mov	r0, sl
    98ce:	bcs.n	98da <_ZdlPv@@Base+0x33e>
    98d0:	ldrb.w	r1, [r4, #-1]
    98d4:	blx	2ebc <strchr@plt>
    98d8:	cbz	r0, 9924 <_ZdlPv@@Base+0x388>
    98da:	add.w	r0, r9, r7
    98de:	blx	2c60 <_Znaj@plt+0x4>
    98e2:	mov	r1, r6
    98e4:	mov	r2, r7
    98e6:	mov	r5, r0
    98e8:	blx	2d84 <memcpy@plt>
    98ec:	mov	r1, r8
    98ee:	adds	r0, r5, r7
    98f0:	blx	2cac <strcpy@plt+0x4>
    98f4:	movs	r1, #0
    98f6:	mov	r0, r5
    98f8:	adds	r6, r4, #1
    98fa:	blx	2ce8 <access@plt>
    98fe:	mov	r3, r0
    9900:	mov	r0, r5
    9902:	cbz	r3, 9946 <_ZdlPv@@Base+0x3aa>
    9904:	blx	2d20 <_ZdaPv@plt+0x4>
    9908:	ldrb	r3, [r4, #0]
    990a:	cbz	r3, 9944 <_ZdlPv@@Base+0x3a8>
    990c:	movs	r1, #58	; 0x3a
    990e:	mov	r0, r6
    9910:	blx	2ebc <strchr@plt>
    9914:	mov	r4, r0
    9916:	cmp	r0, #0
    9918:	bne.n	98c6 <_ZdlPv@@Base+0x32a>
    991a:	mov	r0, r6
    991c:	blx	2da8 <strlen@plt>
    9920:	adds	r4, r6, r0
    9922:	b.n	98c6 <_ZdlPv@@Base+0x32a>
    9924:	add.w	fp, r7, #1
    9928:	add.w	r0, fp, r9
    992c:	blx	2c60 <_Znaj@plt+0x4>
    9930:	mov	r2, r7
    9932:	mov	r1, r6
    9934:	mov	r5, r0
    9936:	blx	2d84 <memcpy@plt>
    993a:	mov.w	r3, #47	; 0x2f
    993e:	strb	r3, [r5, r7]
    9940:	mov	r7, fp
    9942:	b.n	98ec <_ZdlPv@@Base+0x350>
    9944:	movs	r5, #0
    9946:	mov	r0, r5
    9948:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    994c:	bl	a718 <_ZdlPv@@Base+0x117c>
    9950:	blx	2c60 <_Znaj@plt+0x4>
    9954:	mov	r1, r0
    9956:	mov	r0, r8
    9958:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    995c:	b.w	2c34 <realpath@plt>
    9960:	subs	r0, #230	; 0xe6
    9962:	movs	r0, r0
    9964:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9968:	mov	r6, r0
    996a:	mov	r0, r1
    996c:	mov	r7, r2
    996e:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9972:	ldr	r1, [pc, #112]	; (99e4 <_ZdlPv@@Base+0x448>)
    9974:	add	r1, pc
    9976:	mov	r9, r0
    9978:	blx	2c44 <strtok@plt>
    997c:	cbz	r0, 99de <_ZdlPv@@Base+0x442>
    997e:	ldr.w	r8, [pc, #104]	; 99e8 <_ZdlPv@@Base+0x44c>
    9982:	mov	r4, r0
    9984:	add	r8, pc
    9986:	b.n	9990 <_ZdlPv@@Base+0x3f4>
    9988:	blx	2c44 <strtok@plt>
    998c:	mov	r4, r0
    998e:	cbz	r0, 99de <_ZdlPv@@Base+0x442>
    9990:	mov	r0, r6
    9992:	blx	2da8 <strlen@plt>
    9996:	mov	r5, r0
    9998:	mov	r0, r4
    999a:	blx	2da8 <strlen@plt>
    999e:	add	r0, r5
    99a0:	adds	r0, #1
    99a2:	blx	2c60 <_Znaj@plt+0x4>
    99a6:	mov	r1, r6
    99a8:	mov	r5, r0
    99aa:	blx	2c1c <stpcpy@plt>
    99ae:	mov	r1, r4
    99b0:	blx	2cac <strcpy@plt+0x4>
    99b4:	mov	r1, r7
    99b6:	mov	r0, r5
    99b8:	bl	9898 <_ZdlPv@@Base+0x2fc>
    99bc:	mov	r4, r0
    99be:	mov	r0, r5
    99c0:	blx	2d20 <_ZdaPv@plt+0x4>
    99c4:	mov	r1, r8
    99c6:	mov	r0, r4
    99c8:	cmp	r4, #0
    99ca:	beq.n	9988 <_ZdlPv@@Base+0x3ec>
    99cc:	cmp.w	r9, #0
    99d0:	beq.n	99d8 <_ZdlPv@@Base+0x43c>
    99d2:	mov	r0, r9
    99d4:	blx	2d20 <_ZdaPv@plt+0x4>
    99d8:	mov	r0, r4
    99da:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    99de:	movs	r4, #0
    99e0:	b.n	99cc <_ZdlPv@@Base+0x430>
    99e2:	nop
    99e4:	subs	r0, #168	; 0xa8
    99e6:	movs	r0, r0
    99e8:	subs	r0, #152	; 0x98
    99ea:	movs	r0, r0
    99ec:	ldrb	r3, [r0, #0]
    99ee:	cbz	r3, 9a02 <_ZdlPv@@Base+0x466>
    99f0:	mov	r2, r0
    99f2:	movs	r1, #47	; 0x2f
    99f4:	cmp	r3, #92	; 0x5c
    99f6:	it	eq
    99f8:	strbeq	r1, [r2, #0]
    99fa:	ldrb.w	r3, [r2, #1]!
    99fe:	cmp	r3, #0
    9a00:	bne.n	99f4 <_ZdlPv@@Base+0x458>
    9a02:	bx	lr
    9a04:	push	{r3, r4, r5, r6, r7, lr}
    9a06:	bl	a718 <_ZdlPv@@Base+0x117c>
    9a0a:	blx	2c60 <_Znaj@plt+0x4>
    9a0e:	ldr	r4, [pc, #236]	; (9afc <_ZdlPv@@Base+0x560>)
    9a10:	ldr	r2, [pc, #236]	; (9b00 <_ZdlPv@@Base+0x564>)
    9a12:	ldr	r3, [pc, #240]	; (9b04 <_ZdlPv@@Base+0x568>)
    9a14:	add	r4, pc
    9a16:	add	r2, pc
    9a18:	ldr	r6, [pc, #236]	; (9b08 <_ZdlPv@@Base+0x56c>)
    9a1a:	add	r6, pc
    9a1c:	str	r0, [r4, #0]
    9a1e:	mov	r0, r6
    9a20:	ldr	r5, [r2, r3]
    9a22:	ldr	r7, [r5, #0]
    9a24:	blx	2e80 <getenv@plt>
    9a28:	mov	r1, r0
    9a2a:	mov	r0, r7
    9a2c:	bl	9898 <_ZdlPv@@Base+0x2fc>
    9a30:	str	r0, [r4, #0]
    9a32:	cbz	r0, 9a84 <_ZdlPv@@Base+0x4e8>
    9a34:	ldrb	r3, [r0, #0]
    9a36:	cmp	r3, #0
    9a38:	beq.n	9acc <_ZdlPv@@Base+0x530>
    9a3a:	movs	r2, #47	; 0x2f
    9a3c:	cmp	r3, #92	; 0x5c
    9a3e:	it	eq
    9a40:	strbeq	r2, [r0, #0]
    9a42:	ldrb.w	r3, [r0, #1]!
    9a46:	cmp	r3, #0
    9a48:	bne.n	9a3c <_ZdlPv@@Base+0x4a0>
    9a4a:	ldr	r3, [pc, #192]	; (9b0c <_ZdlPv@@Base+0x570>)
    9a4c:	add	r3, pc
    9a4e:	ldr	r4, [r3, #0]
    9a50:	cbz	r4, 9a74 <_ZdlPv@@Base+0x4d8>
    9a52:	movs	r1, #47	; 0x2f
    9a54:	mov	r0, r4
    9a56:	blx	2e64 <strrchr@plt>
    9a5a:	cmp	r0, #0
    9a5c:	beq.n	9ac6 <_ZdlPv@@Base+0x52a>
    9a5e:	ldr	r3, [pc, #176]	; (9b10 <_ZdlPv@@Base+0x574>)
    9a60:	movs	r5, #0
    9a62:	movs	r1, #47	; 0x2f
    9a64:	strb	r5, [r0, #0]
    9a66:	add	r3, pc
    9a68:	mov	r0, r4
    9a6a:	str	r4, [r3, #0]
    9a6c:	blx	2e64 <strrchr@plt>
    9a70:	cbz	r0, 9ac6 <_ZdlPv@@Base+0x52a>
    9a72:	strb	r5, [r0, #0]
    9a74:	ldr	r5, [pc, #156]	; (9b14 <_ZdlPv@@Base+0x578>)
    9a76:	mov	r0, r4
    9a78:	add	r5, pc
    9a7a:	str	r4, [r5, #0]
    9a7c:	blx	2da8 <strlen@plt>
    9a80:	str	r0, [r5, #4]
    9a82:	pop	{r3, r4, r5, r6, r7, pc}
    9a84:	ldr	r0, [r5, #0]
    9a86:	movs	r1, #46	; 0x2e
    9a88:	blx	2ebc <strchr@plt>
    9a8c:	cmp	r0, #0
    9a8e:	bne.n	9a82 <_ZdlPv@@Base+0x4e6>
    9a90:	ldr	r0, [pc, #132]	; (9b18 <_ZdlPv@@Base+0x57c>)
    9a92:	add	r0, pc
    9a94:	blx	2e80 <getenv@plt>
    9a98:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9a9c:	mov	r7, r0
    9a9e:	cbz	r0, 9ad4 <_ZdlPv@@Base+0x538>
    9aa0:	mov	r0, r6
    9aa2:	ldr	r5, [r5, #0]
    9aa4:	blx	2e80 <getenv@plt>
    9aa8:	mov	r1, r7
    9aaa:	mov	r2, r0
    9aac:	mov	r0, r5
    9aae:	bl	9964 <_ZdlPv@@Base+0x3c8>
    9ab2:	str	r0, [r4, #0]
    9ab4:	mov	r0, r7
    9ab6:	blx	2d20 <_ZdaPv@plt+0x4>
    9aba:	ldr	r3, [pc, #96]	; (9b1c <_ZdlPv@@Base+0x580>)
    9abc:	add	r3, pc
    9abe:	ldr	r0, [r3, #0]
    9ac0:	cmp	r0, #0
    9ac2:	bne.n	9a34 <_ZdlPv@@Base+0x498>
    9ac4:	pop	{r3, r4, r5, r6, r7, pc}
    9ac6:	ldr	r4, [pc, #88]	; (9b20 <_ZdlPv@@Base+0x584>)
    9ac8:	add	r4, pc
    9aca:	b.n	9a74 <_ZdlPv@@Base+0x4d8>
    9acc:	ldr	r3, [pc, #84]	; (9b24 <_ZdlPv@@Base+0x588>)
    9ace:	add	r3, pc
    9ad0:	ldr	r4, [r3, #0]
    9ad2:	b.n	9a52 <_ZdlPv@@Base+0x4b6>
    9ad4:	ldr	r0, [pc, #80]	; (9b28 <_ZdlPv@@Base+0x58c>)
    9ad6:	add	r0, pc
    9ad8:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9adc:	ldr	r5, [r5, #0]
    9ade:	mov	r7, r0
    9ae0:	mov	r0, r6
    9ae2:	blx	2e80 <getenv@plt>
    9ae6:	mov	r1, r7
    9ae8:	mov	r2, r0
    9aea:	mov	r0, r5
    9aec:	bl	9964 <_ZdlPv@@Base+0x3c8>
    9af0:	str	r0, [r4, #0]
    9af2:	cmp	r7, #0
    9af4:	bne.n	9ab4 <_ZdlPv@@Base+0x518>
    9af6:	cmp	r0, #0
    9af8:	bne.n	9a34 <_ZdlPv@@Base+0x498>
    9afa:	b.n	9ac4 <_ZdlPv@@Base+0x528>
    9afc:	add	r5, sp, #704	; 0x2c0
    9afe:	movs	r1, r0
    9b00:	str	r2, [r3, #64]	; 0x40
    9b02:	movs	r1, r0
    9b04:	lsls	r4, r1, #5
    9b06:	movs	r0, r0
    9b08:	cmp	r4, #118	; 0x76
    9b0a:	movs	r0, r0
    9b0c:	add	r5, sp, #480	; 0x1e0
    9b0e:	movs	r1, r0
    9b10:	add	r5, sp, #376	; 0x178
    9b12:	movs	r1, r0
    9b14:	add	r5, sp, #304	; 0x130
    9b16:	movs	r1, r0
    9b18:	ldr	r3, [pc, #168]	; (9bc4 <_ZdlPv@@Base+0x628>)
    9b1a:	movs	r0, r0
    9b1c:	add	r5, sp, #32
    9b1e:	movs	r1, r0
    9b20:	ldr	r3, [pc, #16]	; (9b34 <_ZdlPv@@Base+0x598>)
    9b22:	movs	r0, r0
    9b24:	add	r4, sp, #984	; 0x3d8
    9b26:	movs	r1, r0
    9b28:	cmp	r4, #178	; 0xb2
    9b2a:	movs	r0, r0
    9b2c:	push	{r3, r4, r5, lr}
    9b2e:	mov	r4, r0
    9b30:	ldr	r3, [pc, #76]	; (9b80 <_ZdlPv@@Base+0x5e4>)
    9b32:	add	r3, pc
    9b34:	ldr	r3, [r3, #0]
    9b36:	cbz	r3, 9b78 <_ZdlPv@@Base+0x5dc>
    9b38:	ldr	r0, [pc, #72]	; (9b84 <_ZdlPv@@Base+0x5e8>)
    9b3a:	movs	r2, #4
    9b3c:	mov	r1, r4
    9b3e:	add	r0, pc
    9b40:	blx	2be0 <strncmp@plt>
    9b44:	cbz	r0, 9b50 <_ZdlPv@@Base+0x5b4>
    9b46:	mov	r0, r4
    9b48:	ldmia.w	sp!, {r3, r4, r5, lr}
    9b4c:	b.w	a648 <_ZdlPv@@Base+0x10ac>
    9b50:	adds	r4, #4
    9b52:	ldr	r5, [pc, #52]	; (9b88 <_ZdlPv@@Base+0x5ec>)
    9b54:	mov	r0, r4
    9b56:	add	r5, pc
    9b58:	blx	2da8 <strlen@plt>
    9b5c:	ldr	r3, [r5, #4]
    9b5e:	adds	r3, #1
    9b60:	add	r0, r3
    9b62:	blx	2c60 <_Znaj@plt+0x4>
    9b66:	ldr	r1, [r5, #0]
    9b68:	mov	r5, r0
    9b6a:	blx	2c1c <stpcpy@plt>
    9b6e:	mov	r1, r4
    9b70:	blx	2cac <strcpy@plt+0x4>
    9b74:	mov	r0, r5
    9b76:	pop	{r3, r4, r5, pc}
    9b78:	bl	9a04 <_ZdlPv@@Base+0x468>
    9b7c:	b.n	9b38 <_ZdlPv@@Base+0x59c>
    9b7e:	nop
    9b80:	add	r4, sp, #584	; 0x248
    9b82:	movs	r1, r0
    9b84:	ldr	r2, [pc, #536]	; (9da0 <_ZdlPv@@Base+0x804>)
    9b86:	movs	r0, r0
    9b88:	add	r4, sp, #440	; 0x1b8
    9b8a:	movs	r1, r0
    9b8c:	push	{r4, lr}
    9b8e:	movs	r1, #0
    9b90:	mov	r4, r0
    9b92:	blx	2ce8 <access@plt>
    9b96:	cbz	r0, 9ba2 <_ZdlPv@@Base+0x606>
    9b98:	mov	r0, r4
    9b9a:	ldmia.w	sp!, {r4, lr}
    9b9e:	b.w	9b2c <_ZdlPv@@Base+0x590>
    9ba2:	mov	r0, r4
    9ba4:	ldmia.w	sp!, {r4, lr}
    9ba8:	b.w	a648 <_ZdlPv@@Base+0x10ac>
    9bac:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9bb0:	mov	r8, r0
    9bb2:	ldr.w	r9, [sp, #40]	; 0x28
    9bb6:	mov	r5, r1
    9bb8:	mov	r7, r2
    9bba:	mov	r4, r3
    9bbc:	cmp	r3, #0
    9bbe:	bne.n	9c50 <_ZdlPv@@Base+0x6b4>
    9bc0:	cbz	r5, 9bda <_ZdlPv@@Base+0x63e>
    9bc2:	mov	r0, r5
    9bc4:	blx	2e80 <getenv@plt>
    9bc8:	mov	r6, r0
    9bca:	cbz	r0, 9bda <_ZdlPv@@Base+0x63e>
    9bcc:	ldrb	r3, [r0, #0]
    9bce:	movs	r5, #1
    9bd0:	cbz	r3, 9bde <_ZdlPv@@Base+0x642>
    9bd2:	blx	2da8 <strlen@plt>
    9bd6:	adds	r5, r0, #2
    9bd8:	b.n	9bde <_ZdlPv@@Base+0x642>
    9bda:	movs	r5, #1
    9bdc:	movs	r6, #0
    9bde:	cmp.w	r9, #0
    9be2:	mov	sl, r4
    9be4:	ite	ne
    9be6:	movne.w	fp, #2
    9bea:	moveq.w	fp, #0
    9bee:	cbz	r4, 9bf6 <_ZdlPv@@Base+0x65a>
    9bf0:	ldrb	r0, [r4, #0]
    9bf2:	mov	sl, r0
    9bf4:	cbnz	r0, 9c44 <_ZdlPv@@Base+0x6a8>
    9bf6:	add	r5, fp
    9bf8:	mov	r0, r7
    9bfa:	cbz	r7, 9c00 <_ZdlPv@@Base+0x664>
    9bfc:	ldrb	r0, [r7, #0]
    9bfe:	cbnz	r0, 9c3c <_ZdlPv@@Base+0x6a0>
    9c00:	add	r5, sl
    9c02:	add	r0, r5
    9c04:	blx	2c60 <_Znaj@plt+0x4>
    9c08:	movs	r3, #0
    9c0a:	mov	r5, r0
    9c0c:	str.w	r0, [r8]
    9c10:	strb	r3, [r0, #0]
    9c12:	cbz	r6, 9c18 <_ZdlPv@@Base+0x67c>
    9c14:	ldrb	r3, [r6, #0]
    9c16:	cbnz	r3, 9c72 <_ZdlPv@@Base+0x6d6>
    9c18:	cmp.w	r9, #0
    9c1c:	bne.n	9c5c <_ZdlPv@@Base+0x6c0>
    9c1e:	cbz	r4, 9c24 <_ZdlPv@@Base+0x688>
    9c20:	ldrb	r3, [r4, #0]
    9c22:	cbnz	r3, 9c92 <_ZdlPv@@Base+0x6f6>
    9c24:	cbz	r7, 9c2a <_ZdlPv@@Base+0x68e>
    9c26:	ldrb	r3, [r7, #0]
    9c28:	cbnz	r3, 9c88 <_ZdlPv@@Base+0x6ec>
    9c2a:	mov	r0, r5
    9c2c:	blx	2da8 <strlen@plt>
    9c30:	mov	r3, r0
    9c32:	mov	r0, r8
    9c34:	str.w	r3, [r8, #4]
    9c38:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9c3c:	mov	r0, r7
    9c3e:	blx	2da8 <strlen@plt>
    9c42:	b.n	9c00 <_ZdlPv@@Base+0x664>
    9c44:	mov	r0, r4
    9c46:	blx	2da8 <strlen@plt>
    9c4a:	add.w	sl, r0, #1
    9c4e:	b.n	9bf6 <_ZdlPv@@Base+0x65a>
    9c50:	ldr	r0, [pc, #88]	; (9cac <_ZdlPv@@Base+0x710>)
    9c52:	add	r0, pc
    9c54:	blx	2e80 <getenv@plt>
    9c58:	mov	r4, r0
    9c5a:	b.n	9bc0 <_ZdlPv@@Base+0x624>
    9c5c:	mov	r0, r5
    9c5e:	blx	2da8 <strlen@plt>
    9c62:	ldr	r3, [pc, #76]	; (9cb0 <_ZdlPv@@Base+0x714>)
    9c64:	movs	r2, #46	; 0x2e
    9c66:	add	r3, pc
    9c68:	ldrh	r3, [r3, #0]
    9c6a:	strb	r2, [r5, r0]
    9c6c:	adds	r0, #1
    9c6e:	strh	r3, [r5, r0]
    9c70:	b.n	9c1e <_ZdlPv@@Base+0x682>
    9c72:	mov	r1, r6
    9c74:	blx	2c1c <stpcpy@plt>
    9c78:	ldr	r3, [pc, #56]	; (9cb4 <_ZdlPv@@Base+0x718>)
    9c7a:	add	r3, pc
    9c7c:	ldrh	r3, [r3, #0]
    9c7e:	strh	r3, [r0, #0]
    9c80:	cmp.w	r9, #0
    9c84:	beq.n	9c1e <_ZdlPv@@Base+0x682>
    9c86:	b.n	9c5c <_ZdlPv@@Base+0x6c0>
    9c88:	mov	r1, r7
    9c8a:	mov	r0, r5
    9c8c:	blx	2cb8 <strcat@plt>
    9c90:	b.n	9c2a <_ZdlPv@@Base+0x68e>
    9c92:	mov	r0, r5
    9c94:	blx	2da8 <strlen@plt>
    9c98:	mov	r1, r4
    9c9a:	add	r0, r5
    9c9c:	blx	2c1c <stpcpy@plt>
    9ca0:	ldr	r3, [pc, #20]	; (9cb8 <_ZdlPv@@Base+0x71c>)
    9ca2:	add	r3, pc
    9ca4:	ldrh	r3, [r3, #0]
    9ca6:	strh	r3, [r0, #0]
    9ca8:	b.n	9c24 <_ZdlPv@@Base+0x688>
    9caa:	nop
    9cac:	ldr	r1, [pc, #504]	; (9ea8 <_ZdlPv@@Base+0x90c>)
    9cae:	movs	r0, r0
    9cb0:	adds	r5, #182	; 0xb6
    9cb2:	movs	r0, r0
    9cb4:	adds	r5, #162	; 0xa2
    9cb6:	movs	r0, r0
    9cb8:	adds	r5, #122	; 0x7a
    9cba:	movs	r0, r0
    9cbc:	push	{r4, lr}
    9cbe:	mov	r4, r0
    9cc0:	ldr	r0, [r0, #0]
    9cc2:	cbz	r0, 9cc8 <_ZdlPv@@Base+0x72c>
    9cc4:	blx	2d20 <_ZdaPv@plt+0x4>
    9cc8:	mov	r0, r4
    9cca:	pop	{r4, pc}
    9ccc:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9cd0:	mov	r5, r0
    9cd2:	ldr.w	r8, [r0]
    9cd6:	mov	sl, r1
    9cd8:	mov	r0, r8
    9cda:	blx	2da8 <strlen@plt>
    9cde:	mov	r4, r0
    9ce0:	mov	r0, sl
    9ce2:	blx	2da8 <strlen@plt>
    9ce6:	mov	r6, r0
    9ce8:	adds	r0, r4, r0
    9cea:	adds	r0, #2
    9cec:	blx	2c60 <_Znaj@plt+0x4>
    9cf0:	ldr.w	r9, [r5, #4]
    9cf4:	mov	r1, r8
    9cf6:	sub.w	r4, r4, r9
    9cfa:	mov	r2, r4
    9cfc:	str	r0, [r5, #0]
    9cfe:	add.w	fp, r0, r4
    9d02:	mov	r7, r0
    9d04:	blx	2d84 <memcpy@plt>
    9d08:	cmp.w	r9, #0
    9d0c:	beq.n	9d42 <_ZdlPv@@Base+0x7a6>
    9d0e:	add.w	r5, fp, r6
    9d12:	mov	r1, sl
    9d14:	adds	r5, #1
    9d16:	mov	r2, r6
    9d18:	mov	r0, fp
    9d1a:	blx	2d84 <memcpy@plt>
    9d1e:	movs	r3, #58	; 0x3a
    9d20:	strb.w	r3, [fp, r6]
    9d24:	add.w	r6, r5, r9
    9d28:	add.w	r1, r8, r4
    9d2c:	mov	r2, r9
    9d2e:	mov	r0, r5
    9d30:	blx	2d84 <memcpy@plt>
    9d34:	movs	r3, #0
    9d36:	mov	r0, r8
    9d38:	strb	r3, [r6, #0]
    9d3a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d3e:	b.w	2d1c <_ZdaPv@plt>
    9d42:	add.w	fp, fp, #1
    9d46:	mov	r2, r6
    9d48:	add	r6, fp
    9d4a:	mov	r1, sl
    9d4c:	mov	r0, fp
    9d4e:	movs	r5, #58	; 0x3a
    9d50:	strb	r5, [r7, r4]
    9d52:	blx	2d84 <memcpy@plt>
    9d56:	movs	r3, #0
    9d58:	mov	r0, r8
    9d5a:	strb	r3, [r6, #0]
    9d5c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d60:	b.w	2d1c <_ZdaPv@plt>
    9d64:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d68:	sub	sp, #12
    9d6a:	mov	r4, r0
    9d6c:	mov	r7, r1
    9d6e:	str	r2, [sp, #4]
    9d70:	cmp	r1, #0
    9d72:	beq.n	9e52 <_ZdlPv@@Base+0x8b6>
    9d74:	ldrb	r3, [r7, #0]
    9d76:	cmp	r3, #47	; 0x2f
    9d78:	beq.n	9e0c <_ZdlPv@@Base+0x870>
    9d7a:	ldr	r6, [r4, #0]
    9d7c:	ldrb	r3, [r6, #0]
    9d7e:	cmp	r3, #0
    9d80:	beq.n	9e0c <_ZdlPv@@Base+0x870>
    9d82:	mov	r0, r7
    9d84:	ldr.w	fp, [pc, #248]	; 9e80 <_ZdlPv@@Base+0x8e4>
    9d88:	blx	2da8 <strlen@plt>
    9d8c:	ldr.w	sl, [pc, #244]	; 9e84 <_ZdlPv@@Base+0x8e8>
    9d90:	add	fp, pc
    9d92:	add	sl, pc
    9d94:	add.w	r8, r0, #1
    9d98:	b.n	9df4 <_ZdlPv@@Base+0x858>
    9d9a:	cmp	r6, r4
    9d9c:	sub.w	r9, r4, r6
    9da0:	mov	r0, fp
    9da2:	bcs.n	9db0 <_ZdlPv@@Base+0x814>
    9da4:	ldrb.w	r1, [r4, #-1]
    9da8:	blx	2ebc <strchr@plt>
    9dac:	cmp	r0, #0
    9dae:	beq.n	9e2e <_ZdlPv@@Base+0x892>
    9db0:	add.w	r0, r8, r9
    9db4:	blx	2c60 <_Znaj@plt+0x4>
    9db8:	mov	r1, r6
    9dba:	mov	r2, r9
    9dbc:	mov	r5, r0
    9dbe:	blx	2d84 <memcpy@plt>
    9dc2:	mov	r1, r7
    9dc4:	add.w	r0, r5, r9
    9dc8:	blx	2cac <strcpy@plt+0x4>
    9dcc:	mov	r0, r5
    9dce:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9dd2:	adds	r6, r4, #1
    9dd4:	mov	r9, r0
    9dd6:	mov	r0, r5
    9dd8:	blx	2d20 <_ZdaPv@plt+0x4>
    9ddc:	mov	r1, sl
    9dde:	mov	r0, r9
    9de0:	blx	2e40 <fopen64@plt>
    9de4:	mov	r5, r0
    9de6:	mov	r0, r9
    9de8:	cmp	r5, #0
    9dea:	bne.n	9e68 <_ZdlPv@@Base+0x8cc>
    9dec:	blx	2bd4 <free@plt+0x4>
    9df0:	ldrb	r3, [r4, #0]
    9df2:	cbz	r3, 9e5e <_ZdlPv@@Base+0x8c2>
    9df4:	movs	r1, #58	; 0x3a
    9df6:	mov	r0, r6
    9df8:	blx	2ebc <strchr@plt>
    9dfc:	mov	r4, r0
    9dfe:	cmp	r0, #0
    9e00:	bne.n	9d9a <_ZdlPv@@Base+0x7fe>
    9e02:	mov	r0, r6
    9e04:	blx	2da8 <strlen@plt>
    9e08:	adds	r4, r6, r0
    9e0a:	b.n	9d9a <_ZdlPv@@Base+0x7fe>
    9e0c:	ldr	r1, [pc, #120]	; (9e88 <_ZdlPv@@Base+0x8ec>)
    9e0e:	mov	r0, r7
    9e10:	add	r1, pc
    9e12:	blx	2e40 <fopen64@plt>
    9e16:	mov	r5, r0
    9e18:	cbz	r0, 9e5e <_ZdlPv@@Base+0x8c2>
    9e1a:	ldr	r4, [sp, #4]
    9e1c:	cbz	r4, 9e26 <_ZdlPv@@Base+0x88a>
    9e1e:	mov	r0, r7
    9e20:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9e24:	str	r0, [r4, #0]
    9e26:	mov	r0, r5
    9e28:	add	sp, #12
    9e2a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9e2e:	add.w	r3, r9, #1
    9e32:	str	r3, [sp, #0]
    9e34:	add.w	r0, r3, r8
    9e38:	blx	2c60 <_Znaj@plt+0x4>
    9e3c:	mov	r1, r6
    9e3e:	mov	r2, r9
    9e40:	mov	r5, r0
    9e42:	blx	2d84 <memcpy@plt>
    9e46:	ldr	r3, [sp, #0]
    9e48:	movs	r1, #47	; 0x2f
    9e4a:	strb.w	r1, [r5, r9]
    9e4e:	mov	r9, r3
    9e50:	b.n	9dc2 <_ZdlPv@@Base+0x826>
    9e52:	ldr	r1, [pc, #56]	; (9e8c <_ZdlPv@@Base+0x8f0>)
    9e54:	movs	r0, #97	; 0x61
    9e56:	add	r1, pc
    9e58:	bl	52c0 <__printf_chk@plt+0x23e0>
    9e5c:	b.n	9d74 <_ZdlPv@@Base+0x7d8>
    9e5e:	movs	r5, #0
    9e60:	mov	r0, r5
    9e62:	add	sp, #12
    9e64:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9e68:	ldr	r3, [sp, #4]
    9e6a:	cbz	r3, 9e78 <_ZdlPv@@Base+0x8dc>
    9e6c:	mov	r0, r5
    9e6e:	str.w	r9, [r3]
    9e72:	add	sp, #12
    9e74:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9e78:	blx	2bd4 <free@plt+0x4>
    9e7c:	b.n	9e26 <_ZdlPv@@Base+0x88a>
    9e7e:	nop
    9e80:	adds	r4, #20
    9e82:	movs	r0, r0
    9e84:	movs	r5, #154	; 0x9a
    9e86:	movs	r0, r0
    9e88:	movs	r5, #28
    9e8a:	movs	r0, r0
    9e8c:			; <UNDEFINED> instruction: 0x4782
    9e8e:	movs	r0, r0
    9e90:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9e94:	mov	r7, r0
    9e96:	vpush	{d8}
    9e9a:	mov	r5, r1
    9e9c:	ldr.w	r9, [pc, #408]	; a038 <_ZdlPv@@Base+0xa9c>
    9ea0:	mov	r8, r2
    9ea2:	mov	r6, r3
    9ea4:	add	r9, pc
    9ea6:	sub	sp, #12
    9ea8:	cmp	r3, #0
    9eaa:	beq.w	9fd4 <_ZdlPv@@Base+0xa38>
    9eae:	movs	r1, #114	; 0x72
    9eb0:	mov	r0, r6
    9eb2:	blx	2ebc <strchr@plt>
    9eb6:	mov	r4, r0
    9eb8:	cmp	r5, #0
    9eba:	beq.n	9f7c <_ZdlPv@@Base+0x9e0>
    9ebc:	ldrb	r3, [r5, #0]
    9ebe:	cmp	r3, #45	; 0x2d
    9ec0:	beq.n	9f76 <_ZdlPv@@Base+0x9da>
    9ec2:	cmp	r4, #0
    9ec4:	beq.n	9faa <_ZdlPv@@Base+0xa0e>
    9ec6:	ldrb	r3, [r5, #0]
    9ec8:	cmp	r3, #47	; 0x2f
    9eca:	beq.n	9faa <_ZdlPv@@Base+0xa0e>
    9ecc:	ldr.w	sl, [r7]
    9ed0:	ldrb.w	r2, [sl]
    9ed4:	cmp	r2, #0
    9ed6:	beq.n	9faa <_ZdlPv@@Base+0xa0e>
    9ed8:	ldr	r3, [pc, #352]	; (a03c <_ZdlPv@@Base+0xaa0>)
    9eda:	mov	r0, r5
    9edc:	mov	r7, sl
    9ede:	add	r3, pc
    9ee0:	vmov	s16, r3
    9ee4:	blx	2da8 <strlen@plt>
    9ee8:	str.w	r8, [sp, #4]
    9eec:	add.w	r9, r0, #1
    9ef0:	b.n	9f5e <_ZdlPv@@Base+0x9c2>
    9ef2:	cmp	r7, r4
    9ef4:	sub.w	r8, r4, r7
    9ef8:	bcs.n	9f0a <_ZdlPv@@Base+0x96e>
    9efa:	vmov	r0, s16
    9efe:	ldrb.w	r1, [r4, #-1]
    9f02:	blx	2ebc <strchr@plt>
    9f06:	cmp	r0, #0
    9f08:	beq.n	9fda <_ZdlPv@@Base+0xa3e>
    9f0a:	add.w	r0, r9, r8
    9f0e:	blx	2c60 <_Znaj@plt+0x4>
    9f12:	mov	r1, r7
    9f14:	mov	r2, r8
    9f16:	mov	sl, r0
    9f18:	blx	2d84 <memcpy@plt>
    9f1c:	mov	r1, r5
    9f1e:	add.w	r0, sl, r8
    9f22:	blx	2cac <strcpy@plt+0x4>
    9f26:	mov	r0, sl
    9f28:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9f2c:	mov	r7, r0
    9f2e:	mov	r0, sl
    9f30:	blx	2d20 <_ZdaPv@plt+0x4>
    9f34:	mov	r1, r6
    9f36:	mov	r0, r7
    9f38:	blx	2e40 <fopen64@plt>
    9f3c:	mov	sl, r0
    9f3e:	cmp	r0, #0
    9f40:	bne.n	a01e <_ZdlPv@@Base+0xa82>
    9f42:	blx	2e00 <__errno_location@plt>
    9f46:	mov	r8, r0
    9f48:	mov	r0, r7
    9f4a:	ldr.w	r7, [r8]
    9f4e:	blx	2bd4 <free@plt+0x4>
    9f52:	cmp	r7, #2
    9f54:	bne.n	a018 <_ZdlPv@@Base+0xa7c>
    9f56:	ldrb	r2, [r4, #0]
    9f58:	cmp	r2, #0
    9f5a:	beq.n	a018 <_ZdlPv@@Base+0xa7c>
    9f5c:	adds	r7, r4, #1
    9f5e:	movs	r1, #58	; 0x3a
    9f60:	mov	r0, r7
    9f62:	blx	2ebc <strchr@plt>
    9f66:	mov	r4, r0
    9f68:	cmp	r0, #0
    9f6a:	bne.n	9ef2 <_ZdlPv@@Base+0x956>
    9f6c:	mov	r0, r7
    9f6e:	blx	2da8 <strlen@plt>
    9f72:	adds	r4, r7, r0
    9f74:	b.n	9ef2 <_ZdlPv@@Base+0x956>
    9f76:	ldrb	r3, [r5, #1]
    9f78:	cmp	r3, #0
    9f7a:	bne.n	9ec2 <_ZdlPv@@Base+0x926>
    9f7c:	cmp.w	r8, #0
    9f80:	beq.n	9f92 <_ZdlPv@@Base+0x9f6>
    9f82:	cmp	r4, #0
    9f84:	beq.n	a012 <_ZdlPv@@Base+0xa76>
    9f86:	ldr	r0, [pc, #184]	; (a040 <_ZdlPv@@Base+0xaa4>)
    9f88:	add	r0, pc
    9f8a:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9f8e:	str.w	r0, [r8]
    9f92:	cbz	r4, 9ffc <_ZdlPv@@Base+0xa60>
    9f94:	ldr	r3, [pc, #172]	; (a044 <_ZdlPv@@Base+0xaa8>)
    9f96:	ldr.w	r3, [r9, r3]
    9f9a:	ldr.w	sl, [r3]
    9f9e:	mov	r0, sl
    9fa0:	add	sp, #12
    9fa2:	vpop	{d8}
    9fa6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9faa:	mov	r1, r6
    9fac:	mov	r0, r5
    9fae:	blx	2e40 <fopen64@plt>
    9fb2:	mov	sl, r0
    9fb4:	cmp	r0, #0
    9fb6:	beq.n	9f9e <_ZdlPv@@Base+0xa02>
    9fb8:	cmp.w	r8, #0
    9fbc:	beq.n	9f9e <_ZdlPv@@Base+0xa02>
    9fbe:	mov	r0, r5
    9fc0:	bl	a648 <_ZdlPv@@Base+0x10ac>
    9fc4:	str.w	r0, [r8]
    9fc8:	mov	r0, sl
    9fca:	add	sp, #12
    9fcc:	vpop	{d8}
    9fd0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9fd4:	ldr	r6, [pc, #112]	; (a048 <_ZdlPv@@Base+0xaac>)
    9fd6:	add	r6, pc
    9fd8:	b.n	9eae <_ZdlPv@@Base+0x912>
    9fda:	add.w	fp, r8, #1
    9fde:	add.w	r0, fp, r9
    9fe2:	blx	2c60 <_Znaj@plt+0x4>
    9fe6:	mov	r2, r8
    9fe8:	mov	r1, r7
    9fea:	mov	sl, r0
    9fec:	blx	2d84 <memcpy@plt>
    9ff0:	mov.w	r3, #47	; 0x2f
    9ff4:	strb.w	r3, [sl, r8]
    9ff8:	mov	r8, fp
    9ffa:	b.n	9f1c <_ZdlPv@@Base+0x980>
    9ffc:	ldr	r3, [pc, #76]	; (a04c <_ZdlPv@@Base+0xab0>)
    9ffe:	ldr.w	r3, [r9, r3]
    a002:	ldr.w	sl, [r3]
    a006:	mov	r0, sl
    a008:	add	sp, #12
    a00a:	vpop	{d8}
    a00e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a012:	ldr	r0, [pc, #60]	; (a050 <_ZdlPv@@Base+0xab4>)
    a014:	add	r0, pc
    a016:	b.n	9f8a <_ZdlPv@@Base+0x9ee>
    a018:	str.w	r7, [r8]
    a01c:	b.n	9f9e <_ZdlPv@@Base+0xa02>
    a01e:	ldr.w	r8, [sp, #4]
    a022:	cmp.w	r8, #0
    a026:	beq.n	a02e <_ZdlPv@@Base+0xa92>
    a028:	str.w	r7, [r8]
    a02c:	b.n	9f9e <_ZdlPv@@Base+0xa02>
    a02e:	mov	r0, r7
    a030:	blx	2bd4 <free@plt+0x4>
    a034:	b.n	9f9e <_ZdlPv@@Base+0xa02>
    a036:	nop
    a038:	ldrsh	r4, [r1, r6]
    a03a:	movs	r1, r0
    a03c:	adds	r2, #198	; 0xc6
    a03e:	movs	r0, r0
    a040:	mov	r0, pc
    a042:	movs	r0, r0
    a044:	lsls	r4, r2, #4
    a046:	movs	r0, r0
    a048:	movs	r3, #86	; 0x56
    a04a:	movs	r0, r0
    a04c:	lsls	r4, r3, #6
    a04e:	movs	r0, r0
    a050:	cmp	ip, lr
    a052:	movs	r0, r0
    a054:	push	{r3, r4, r5, lr}
    a056:	mov	r4, r2
    a058:	cmp	r1, r4
    a05a:	mov	r5, r3
    a05c:	mov	r2, r0
    a05e:	it	ge
    a060:	strge	r1, [r3, #0]
    a062:	bge.n	a07c <_ZdlPv@@Base+0xae0>
    a064:	cbz	r2, a06a <_ZdlPv@@Base+0xace>
    a066:	blx	2d20 <_ZdaPv@plt+0x4>
    a06a:	cbz	r4, a078 <_ZdlPv@@Base+0xadc>
    a06c:	lsls	r0, r4, #1
    a06e:	str	r0, [r5, #0]
    a070:	ldmia.w	sp!, {r3, r4, r5, lr}
    a074:	b.w	2c5c <_Znaj@plt>
    a078:	mov	r0, r4
    a07a:	str	r4, [r5, #0]
    a07c:	pop	{r3, r4, r5, pc}
    a07e:	nop
    a080:	cmp	r1, r3
    a082:	push	{r3, r4, r5, r6, r7, lr}
    a084:	mov	r5, r0
    a086:	bge.n	a0b8 <_ZdlPv@@Base+0xb1c>
    a088:	mov	r4, r3
    a08a:	cbz	r3, a0a8 <_ZdlPv@@Base+0xb0c>
    a08c:	lsls	r0, r3, #1
    a08e:	ldr	r3, [sp, #24]
    a090:	mov	r6, r2
    a092:	str	r0, [r3, #0]
    a094:	blx	2c60 <_Znaj@plt+0x4>
    a098:	cmp	r6, #0
    a09a:	it	ne
    a09c:	cmpne	r4, r6
    a09e:	mov	r7, r0
    a0a0:	bgt.n	a0c2 <_ZdlPv@@Base+0xb26>
    a0a2:	cbnz	r5, a0ca <_ZdlPv@@Base+0xb2e>
    a0a4:	mov	r0, r7
    a0a6:	pop	{r3, r4, r5, r6, r7, pc}
    a0a8:	cbz	r0, a0ae <_ZdlPv@@Base+0xb12>
    a0aa:	blx	2d20 <_ZdaPv@plt+0x4>
    a0ae:	ldr	r3, [sp, #24]
    a0b0:	movs	r7, #0
    a0b2:	mov	r0, r7
    a0b4:	str	r7, [r3, #0]
    a0b6:	pop	{r3, r4, r5, r6, r7, pc}
    a0b8:	ldr	r3, [sp, #24]
    a0ba:	mov	r7, r0
    a0bc:	mov	r0, r7
    a0be:	str	r1, [r3, #0]
    a0c0:	pop	{r3, r4, r5, r6, r7, pc}
    a0c2:	mov	r2, r6
    a0c4:	mov	r1, r5
    a0c6:	blx	2d84 <memcpy@plt>
    a0ca:	mov	r0, r5
    a0cc:	blx	2d20 <_ZdaPv@plt+0x4>
    a0d0:	mov	r0, r7
    a0d2:	pop	{r3, r4, r5, r6, r7, pc}
    a0d4:	movs	r2, #0
    a0d6:	strd	r2, r2, [r0]
    a0da:	str	r2, [r0, #8]
    a0dc:	bx	lr
    a0de:	nop
    a0e0:	cmp	r2, #0
    a0e2:	push	{r4, r5, r6, lr}
    a0e4:	mov	r4, r0
    a0e6:	mov	r5, r2
    a0e8:	mov	r6, r1
    a0ea:	str	r2, [r0, #4]
    a0ec:	blt.n	a10c <_ZdlPv@@Base+0xb70>
    a0ee:	itt	eq
    a0f0:	streq	r2, [r0, #8]
    a0f2:	streq	r2, [r0, #0]
    a0f4:	beq.n	a108 <_ZdlPv@@Base+0xb6c>
    a0f6:	lsls	r0, r5, #1
    a0f8:	str	r0, [r4, #8]
    a0fa:	blx	2c60 <_Znaj@plt+0x4>
    a0fe:	mov	r2, r5
    a100:	mov	r1, r6
    a102:	str	r0, [r4, #0]
    a104:	blx	2d84 <memcpy@plt>
    a108:	mov	r0, r4
    a10a:	pop	{r4, r5, r6, pc}
    a10c:	ldr	r1, [pc, #8]	; (a118 <_ZdlPv@@Base+0xb7c>)
    a10e:	movs	r0, #87	; 0x57
    a110:	add	r1, pc
    a112:	bl	52c0 <__printf_chk@plt+0x23e0>
    a116:	b.n	a0f6 <_ZdlPv@@Base+0xb5a>
    a118:	cmp	r0, r0
    a11a:	movs	r0, r0
    a11c:	push	{r3, r4, r5, lr}
    a11e:	mov	r4, r0
    a120:	mov	r5, r1
    a122:	cbz	r1, a14e <_ZdlPv@@Base+0xbb2>
    a124:	mov	r0, r1
    a126:	blx	2da8 <strlen@plt>
    a12a:	str	r0, [r4, #4]
    a12c:	cbz	r0, a146 <_ZdlPv@@Base+0xbaa>
    a12e:	lsls	r0, r0, #1
    a130:	str	r0, [r4, #8]
    a132:	blx	2c60 <_Znaj@plt+0x4>
    a136:	ldr	r2, [r4, #4]
    a138:	str	r0, [r4, #0]
    a13a:	cbz	r2, a142 <_ZdlPv@@Base+0xba6>
    a13c:	mov	r1, r5
    a13e:	blx	2d84 <memcpy@plt>
    a142:	mov	r0, r4
    a144:	pop	{r3, r4, r5, pc}
    a146:	str	r0, [r4, #8]
    a148:	str	r0, [r4, #0]
    a14a:	mov	r0, r4
    a14c:	pop	{r3, r4, r5, pc}
    a14e:	strd	r1, r1, [r0]
    a152:	mov	r0, r4
    a154:	str	r1, [r4, #8]
    a156:	pop	{r3, r4, r5, pc}
    a158:	push	{r3, r4, r5, lr}
    a15a:	movs	r3, #2
    a15c:	mov	r4, r0
    a15e:	movs	r2, #1
    a160:	strd	r2, r3, [r0, #4]
    a164:	mov	r0, r3
    a166:	mov	r5, r1
    a168:	blx	2c60 <_Znaj@plt+0x4>
    a16c:	mov	r3, r0
    a16e:	mov	r0, r4
    a170:	str	r3, [r4, #0]
    a172:	strb	r5, [r3, #0]
    a174:	pop	{r3, r4, r5, pc}
    a176:	nop
    a178:	push	{r3, r4, r5, lr}
    a17a:	mov	r4, r0
    a17c:	ldr	r0, [r1, #4]
    a17e:	str	r0, [r4, #4]
    a180:	cbz	r0, a1a0 <_ZdlPv@@Base+0xc04>
    a182:	lsls	r0, r0, #1
    a184:	str	r0, [r4, #8]
    a186:	mov	r5, r1
    a188:	blx	2c60 <_Znaj@plt+0x4>
    a18c:	ldr	r2, [r4, #4]
    a18e:	str	r0, [r4, #0]
    a190:	cbnz	r2, a196 <_ZdlPv@@Base+0xbfa>
    a192:	mov	r0, r4
    a194:	pop	{r3, r4, r5, pc}
    a196:	ldr	r1, [r5, #0]
    a198:	blx	2d84 <memcpy@plt>
    a19c:	mov	r0, r4
    a19e:	pop	{r3, r4, r5, pc}
    a1a0:	str	r0, [r4, #8]
    a1a2:	str	r0, [r4, #0]
    a1a4:	mov	r0, r4
    a1a6:	pop	{r3, r4, r5, pc}
    a1a8:	push	{r4, lr}
    a1aa:	mov	r4, r0
    a1ac:	ldr	r0, [r0, #0]
    a1ae:	cbz	r0, a1b4 <_ZdlPv@@Base+0xc18>
    a1b0:	blx	2d20 <_ZdaPv@plt+0x4>
    a1b4:	mov	r0, r4
    a1b6:	pop	{r4, pc}
    a1b8:	push	{r3, r4, r5, lr}
    a1ba:	add.w	r3, r0, #8
    a1be:	ldr	r2, [r1, #4]
    a1c0:	mov	r4, r0
    a1c2:	mov	r5, r1
    a1c4:	ldr	r1, [r0, #8]
    a1c6:	ldr	r0, [r0, #0]
    a1c8:	bl	a054 <_ZdlPv@@Base+0xab8>
    a1cc:	ldr	r2, [r5, #4]
    a1ce:	strd	r0, r2, [r4]
    a1d2:	cbnz	r2, a1d8 <_ZdlPv@@Base+0xc3c>
    a1d4:	mov	r0, r4
    a1d6:	pop	{r3, r4, r5, pc}
    a1d8:	ldr	r1, [r5, #0]
    a1da:	blx	2d84 <memcpy@plt>
    a1de:	mov	r0, r4
    a1e0:	pop	{r3, r4, r5, pc}
    a1e2:	nop
    a1e4:	push	{r4, r5, r6, lr}
    a1e6:	mov	r4, r0
    a1e8:	cbz	r1, a20c <_ZdlPv@@Base+0xc70>
    a1ea:	mov	r0, r1
    a1ec:	mov	r5, r1
    a1ee:	blx	2da8 <strlen@plt>
    a1f2:	ldr	r1, [r4, #8]
    a1f4:	add.w	r3, r4, #8
    a1f8:	mov	r6, r0
    a1fa:	mov	r2, r0
    a1fc:	ldr	r0, [r4, #0]
    a1fe:	bl	a054 <_ZdlPv@@Base+0xab8>
    a202:	strd	r0, r6, [r4]
    a206:	cbnz	r6, a220 <_ZdlPv@@Base+0xc84>
    a208:	mov	r0, r4
    a20a:	pop	{r4, r5, r6, pc}
    a20c:	ldr	r0, [r0, #0]
    a20e:	cbz	r0, a214 <_ZdlPv@@Base+0xc78>
    a210:	blx	2d20 <_ZdaPv@plt+0x4>
    a214:	movs	r3, #0
    a216:	mov	r0, r4
    a218:	strd	r3, r3, [r4]
    a21c:	str	r3, [r4, #8]
    a21e:	pop	{r4, r5, r6, pc}
    a220:	mov	r2, r6
    a222:	mov	r1, r5
    a224:	blx	2d84 <memcpy@plt>
    a228:	mov	r0, r4
    a22a:	pop	{r4, r5, r6, pc}
    a22c:	push	{r3, r4, r5, lr}
    a22e:	movs	r2, #1
    a230:	mov	r4, r0
    a232:	add.w	r3, r0, #8
    a236:	mov	r5, r1
    a238:	ldr	r1, [r0, #8]
    a23a:	ldr	r0, [r0, #0]
    a23c:	bl	a054 <_ZdlPv@@Base+0xab8>
    a240:	movs	r2, #1
    a242:	str	r2, [r4, #4]
    a244:	mov	r3, r0
    a246:	str	r0, [r4, #0]
    a248:	mov	r0, r4
    a24a:	strb	r5, [r3, #0]
    a24c:	pop	{r3, r4, r5, pc}
    a24e:	nop
    a250:	push	{r3, r4, r5, lr}
    a252:	mov	r5, r0
    a254:	ldr	r0, [r0, #0]
    a256:	mov	r4, r1
    a258:	cbz	r0, a25e <_ZdlPv@@Base+0xcc2>
    a25a:	blx	2d20 <_ZdaPv@plt+0x4>
    a25e:	ldrd	r1, r2, [r4, #4]
    a262:	movs	r3, #0
    a264:	ldr	r0, [r4, #0]
    a266:	str	r2, [r5, #8]
    a268:	strd	r0, r1, [r5]
    a26c:	strd	r3, r3, [r4]
    a270:	str	r3, [r4, #8]
    a272:	pop	{r3, r4, r5, pc}
    a274:	push	{r4, r5, lr}
    a276:	mov	r5, r0
    a278:	ldr	r2, [r0, #4]
    a27a:	mov	r4, r0
    a27c:	ldr.w	r0, [r5], #8
    a280:	sub	sp, #12
    a282:	ldr	r1, [r4, #8]
    a284:	adds	r3, r2, #1
    a286:	str	r5, [sp, #0]
    a288:	bl	a080 <_ZdlPv@@Base+0xae4>
    a28c:	str	r0, [r4, #0]
    a28e:	add	sp, #12
    a290:	pop	{r4, r5, pc}
    a292:	nop
    a294:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a298:	mov	r4, r0
    a29a:	sub	sp, #8
    a29c:	cbz	r1, a2c4 <_ZdlPv@@Base+0xd28>
    a29e:	mov	r0, r1
    a2a0:	mov	r5, r1
    a2a2:	blx	2da8 <strlen@plt>
    a2a6:	ldr	r7, [r4, #4]
    a2a8:	ldr	r1, [r4, #8]
    a2aa:	add.w	r8, r0, r7
    a2ae:	mov	r6, r0
    a2b0:	cmp	r1, r8
    a2b2:	ldr	r0, [r4, #0]
    a2b4:	blt.n	a2cc <_ZdlPv@@Base+0xd30>
    a2b6:	add	r0, r7
    a2b8:	mov	r2, r6
    a2ba:	mov	r1, r5
    a2bc:	blx	2d84 <memcpy@plt>
    a2c0:	str.w	r8, [r4, #4]
    a2c4:	mov	r0, r4
    a2c6:	add	sp, #8
    a2c8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a2cc:	add.w	r3, r4, #8
    a2d0:	mov	r2, r7
    a2d2:	str	r3, [sp, #0]
    a2d4:	mov	r3, r8
    a2d6:	bl	a080 <_ZdlPv@@Base+0xae4>
    a2da:	ldr	r7, [r4, #4]
    a2dc:	str	r0, [r4, #0]
    a2de:	b.n	a2b6 <_ZdlPv@@Base+0xd1a>
    a2e0:	ldr	r2, [r1, #4]
    a2e2:	push	{r4, r5, r6, r7, lr}
    a2e4:	mov	r4, r0
    a2e6:	sub	sp, #12
    a2e8:	cbz	r2, a302 <_ZdlPv@@Base+0xd66>
    a2ea:	mov	r5, r1
    a2ec:	ldrd	r6, r1, [r0, #4]
    a2f0:	ldr	r0, [r0, #0]
    a2f2:	adds	r7, r2, r6
    a2f4:	cmp	r1, r7
    a2f6:	blt.n	a308 <_ZdlPv@@Base+0xd6c>
    a2f8:	ldr	r1, [r5, #0]
    a2fa:	add	r0, r6
    a2fc:	blx	2d84 <memcpy@plt>
    a300:	str	r7, [r4, #4]
    a302:	mov	r0, r4
    a304:	add	sp, #12
    a306:	pop	{r4, r5, r6, r7, pc}
    a308:	mov	r2, r6
    a30a:	add.w	r3, r4, #8
    a30e:	str	r3, [sp, #0]
    a310:	mov	r3, r7
    a312:	bl	a080 <_ZdlPv@@Base+0xae4>
    a316:	ldr	r2, [r5, #4]
    a318:	ldr	r6, [r4, #4]
    a31a:	str	r0, [r4, #0]
    a31c:	b.n	a2f8 <_ZdlPv@@Base+0xd5c>
    a31e:	nop
    a320:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a324:	subs	r5, r2, #0
    a326:	sub	sp, #8
    a328:	ble.n	a34a <_ZdlPv@@Base+0xdae>
    a32a:	mov	r7, r1
    a32c:	ldrd	r6, r1, [r0, #4]
    a330:	mov	r4, r0
    a332:	ldr	r0, [r0, #0]
    a334:	add.w	r8, r6, r5
    a338:	cmp	r1, r8
    a33a:	blt.n	a350 <_ZdlPv@@Base+0xdb4>
    a33c:	add	r0, r6
    a33e:	mov	r2, r5
    a340:	mov	r1, r7
    a342:	blx	2d84 <memcpy@plt>
    a346:	str.w	r8, [r4, #4]
    a34a:	add	sp, #8
    a34c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a350:	add.w	r3, r4, #8
    a354:	mov	r2, r6
    a356:	str	r3, [sp, #0]
    a358:	mov	r3, r8
    a35a:	bl	a080 <_ZdlPv@@Base+0xae4>
    a35e:	ldr	r6, [r4, #4]
    a360:	str	r0, [r4, #0]
    a362:	b.n	a33c <_ZdlPv@@Base+0xda0>
    a364:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a368:	mov	r4, r0
    a36a:	ldr	r6, [sp, #32]
    a36c:	mov	r8, r1
    a36e:	mov	r5, r2
    a370:	mov	r7, r3
    a372:	cmp	r6, #0
    a374:	it	ge
    a376:	cmpge	r2, #0
    a378:	blt.n	a38a <_ZdlPv@@Base+0xdee>
    a37a:	adds	r0, r5, r6
    a37c:	str	r0, [r4, #4]
    a37e:	cbnz	r0, a39c <_ZdlPv@@Base+0xe00>
    a380:	str	r0, [r4, #8]
    a382:	str	r0, [r4, #0]
    a384:	mov	r0, r4
    a386:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    a38a:	ldr	r1, [pc, #72]	; (a3d4 <_ZdlPv@@Base+0xe38>)
    a38c:	movs	r0, #215	; 0xd7
    a38e:	add	r1, pc
    a390:	bl	52c0 <__printf_chk@plt+0x23e0>
    a394:	adds	r0, r5, r6
    a396:	str	r0, [r4, #4]
    a398:	cmp	r0, #0
    a39a:	beq.n	a380 <_ZdlPv@@Base+0xde4>
    a39c:	lsls	r0, r0, #1
    a39e:	str	r0, [r4, #8]
    a3a0:	blx	2c60 <_Znaj@plt+0x4>
    a3a4:	mov	r9, r0
    a3a6:	str	r0, [r4, #0]
    a3a8:	cbz	r5, a3c4 <_ZdlPv@@Base+0xe28>
    a3aa:	mov	r1, r8
    a3ac:	mov	r2, r5
    a3ae:	blx	2d84 <memcpy@plt>
    a3b2:	cmp	r6, #0
    a3b4:	beq.n	a384 <_ZdlPv@@Base+0xde8>
    a3b6:	add.w	r0, r9, r5
    a3ba:	mov	r2, r6
    a3bc:	mov	r1, r7
    a3be:	blx	2d84 <memcpy@plt>
    a3c2:	b.n	a384 <_ZdlPv@@Base+0xde8>
    a3c4:	mov	r2, r6
    a3c6:	mov	r1, r7
    a3c8:	blx	2d84 <memcpy@plt>
    a3cc:	mov	r0, r4
    a3ce:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    a3d2:	nop
    a3d4:	cmp	r2, r0
    a3d6:	movs	r0, r0
    a3d8:	ldr	r2, [r0, #4]
    a3da:	push	{r3, lr}
    a3dc:	mov	r3, r0
    a3de:	ldr	r0, [r1, #4]
    a3e0:	cmp	r2, r0
    a3e2:	bgt.n	a3ea <_ZdlPv@@Base+0xe4e>
    a3e4:	movs	r0, #1
    a3e6:	cbnz	r2, a3fc <_ZdlPv@@Base+0xe60>
    a3e8:	pop	{r3, pc}
    a3ea:	cmp	r0, #0
    a3ec:	beq.n	a3e8 <_ZdlPv@@Base+0xe4c>
    a3ee:	mov	r2, r0
    a3f0:	ldr	r1, [r1, #0]
    a3f2:	ldr	r0, [r3, #0]
    a3f4:	blx	2e4c <memcmp@plt>
    a3f8:	lsrs	r0, r0, #31
    a3fa:	pop	{r3, pc}
    a3fc:	ldr	r1, [r1, #0]
    a3fe:	ldr	r0, [r3, #0]
    a400:	blx	2e4c <memcmp@plt>
    a404:	cmp	r0, #0
    a406:	ite	gt
    a408:	movgt	r0, #0
    a40a:	movle	r0, #1
    a40c:	pop	{r3, pc}
    a40e:	nop
    a410:	ldr	r2, [r0, #4]
    a412:	push	{r3, lr}
    a414:	mov	r3, r0
    a416:	ldr	r0, [r1, #4]
    a418:	cmp	r2, r0
    a41a:	bge.n	a422 <_ZdlPv@@Base+0xe86>
    a41c:	movs	r0, #1
    a41e:	cbnz	r2, a434 <_ZdlPv@@Base+0xe98>
    a420:	pop	{r3, pc}
    a422:	cmp	r0, #0
    a424:	beq.n	a420 <_ZdlPv@@Base+0xe84>
    a426:	mov	r2, r0
    a428:	ldr	r1, [r1, #0]
    a42a:	ldr	r0, [r3, #0]
    a42c:	blx	2e4c <memcmp@plt>
    a430:	lsrs	r0, r0, #31
    a432:	pop	{r3, pc}
    a434:	ldr	r1, [r1, #0]
    a436:	ldr	r0, [r3, #0]
    a438:	blx	2e4c <memcmp@plt>
    a43c:	cmp	r0, #0
    a43e:	ite	gt
    a440:	movgt	r0, #0
    a442:	movle	r0, #1
    a444:	pop	{r3, pc}
    a446:	nop
    a448:	ldr	r2, [r1, #4]
    a44a:	push	{r3, lr}
    a44c:	mov	r3, r0
    a44e:	ldr	r0, [r0, #4]
    a450:	cmp	r0, r2
    a452:	blt.n	a45a <_ZdlPv@@Base+0xebe>
    a454:	movs	r0, #1
    a456:	cbnz	r2, a472 <_ZdlPv@@Base+0xed6>
    a458:	pop	{r3, pc}
    a45a:	cmp	r0, #0
    a45c:	beq.n	a458 <_ZdlPv@@Base+0xebc>
    a45e:	mov	r2, r0
    a460:	ldr	r1, [r1, #0]
    a462:	ldr	r0, [r3, #0]
    a464:	blx	2e4c <memcmp@plt>
    a468:	cmp	r0, #0
    a46a:	ite	le
    a46c:	movle	r0, #0
    a46e:	movgt	r0, #1
    a470:	pop	{r3, pc}
    a472:	ldr	r1, [r1, #0]
    a474:	ldr	r0, [r3, #0]
    a476:	blx	2e4c <memcmp@plt>
    a47a:	mvns	r0, r0
    a47c:	lsrs	r0, r0, #31
    a47e:	pop	{r3, pc}
    a480:	ldr	r2, [r1, #4]
    a482:	push	{r3, lr}
    a484:	mov	r3, r0
    a486:	ldr	r0, [r0, #4]
    a488:	cmp	r0, r2
    a48a:	ble.n	a492 <_ZdlPv@@Base+0xef6>
    a48c:	movs	r0, #1
    a48e:	cbnz	r2, a4aa <_ZdlPv@@Base+0xf0e>
    a490:	pop	{r3, pc}
    a492:	cmp	r0, #0
    a494:	beq.n	a490 <_ZdlPv@@Base+0xef4>
    a496:	mov	r2, r0
    a498:	ldr	r1, [r1, #0]
    a49a:	ldr	r0, [r3, #0]
    a49c:	blx	2e4c <memcmp@plt>
    a4a0:	cmp	r0, #0
    a4a2:	ite	le
    a4a4:	movle	r0, #0
    a4a6:	movgt	r0, #1
    a4a8:	pop	{r3, pc}
    a4aa:	ldr	r1, [r1, #0]
    a4ac:	ldr	r0, [r3, #0]
    a4ae:	blx	2e4c <memcmp@plt>
    a4b2:	mvns	r0, r0
    a4b4:	lsrs	r0, r0, #31
    a4b6:	pop	{r3, pc}
    a4b8:	push	{r4, r5, r6, lr}
    a4ba:	subs	r4, r1, #0
    a4bc:	sub	sp, #8
    a4be:	mov	r5, r0
    a4c0:	blt.n	a4ce <_ZdlPv@@Base+0xf32>
    a4c2:	ldr	r1, [r5, #8]
    a4c4:	cmp	r1, r4
    a4c6:	blt.n	a4e0 <_ZdlPv@@Base+0xf44>
    a4c8:	str	r4, [r5, #4]
    a4ca:	add	sp, #8
    a4cc:	pop	{r4, r5, r6, pc}
    a4ce:	ldr	r1, [pc, #40]	; (a4f8 <_ZdlPv@@Base+0xf5c>)
    a4d0:	movw	r0, #263	; 0x107
    a4d4:	add	r1, pc
    a4d6:	bl	52c0 <__printf_chk@plt+0x23e0>
    a4da:	ldr	r1, [r5, #8]
    a4dc:	cmp	r1, r4
    a4de:	bge.n	a4c8 <_ZdlPv@@Base+0xf2c>
    a4e0:	mov	r6, r5
    a4e2:	ldr	r2, [r5, #4]
    a4e4:	ldr.w	r0, [r6], #8
    a4e8:	mov	r3, r4
    a4ea:	str	r6, [sp, #0]
    a4ec:	bl	a080 <_ZdlPv@@Base+0xae4>
    a4f0:	str	r4, [r5, #4]
    a4f2:	str	r0, [r5, #0]
    a4f4:	add	sp, #8
    a4f6:	pop	{r4, r5, r6, pc}
    a4f8:	asrs	r4, r7
    a4fa:	movs	r0, r0
    a4fc:	movs	r3, #0
    a4fe:	str	r3, [r0, #4]
    a500:	bx	lr
    a502:	nop
    a504:	push	{r4, lr}
    a506:	ldr	r4, [r0, #0]
    a508:	cbz	r4, a518 <_ZdlPv@@Base+0xf7c>
    a50a:	ldr	r2, [r0, #4]
    a50c:	mov	r0, r4
    a50e:	blx	2e18 <memchr@plt>
    a512:	cbz	r0, a518 <_ZdlPv@@Base+0xf7c>
    a514:	subs	r0, r0, r4
    a516:	pop	{r4, pc}
    a518:	mov.w	r0, #4294967295	; 0xffffffff
    a51c:	pop	{r4, pc}
    a51e:	nop
    a520:	push	{r3, r4, r5, lr}
    a522:	ldrd	r4, r5, [r0]
    a526:	cmp	r5, #0
    a528:	add.w	r0, r5, #1
    a52c:	ble.n	a564 <_ZdlPv@@Base+0xfc8>
    a52e:	add	r5, r4
    a530:	subs	r4, #1
    a532:	subs	r5, #1
    a534:	movs	r1, #0
    a536:	mov	r3, r4
    a538:	ldrb.w	r2, [r3, #1]!
    a53c:	cbnz	r2, a540 <_ZdlPv@@Base+0xfa4>
    a53e:	adds	r1, #1
    a540:	cmp	r3, r5
    a542:	bne.n	a538 <_ZdlPv@@Base+0xf9c>
    a544:	subs	r0, r0, r1
    a546:	blx	2d9c <malloc@plt>
    a54a:	mov	r1, r0
    a54c:	ldrb.w	r2, [r4, #1]!
    a550:	mov	r3, r1
    a552:	cbz	r2, a55a <_ZdlPv@@Base+0xfbe>
    a554:	strb.w	r2, [r3], #1
    a558:	mov	r1, r3
    a55a:	cmp	r4, r5
    a55c:	bne.n	a54c <_ZdlPv@@Base+0xfb0>
    a55e:	movs	r3, #0
    a560:	strb	r3, [r1, #0]
    a562:	pop	{r3, r4, r5, pc}
    a564:	blx	2d9c <malloc@plt>
    a568:	movs	r3, #0
    a56a:	mov	r1, r0
    a56c:	strb	r3, [r1, #0]
    a56e:	pop	{r3, r4, r5, pc}
    a570:	push	{r3, r4, r5, r6, r7, lr}
    a572:	mov	r5, r0
    a574:	ldrd	r0, r2, [r0]
    a578:	subs	r7, r2, #1
    a57a:	bmi.n	a5aa <_ZdlPv@@Base+0x100e>
    a57c:	add	r2, r0
    a57e:	mov	r3, r7
    a580:	b.n	a586 <_ZdlPv@@Base+0xfea>
    a582:	subs	r3, #1
    a584:	bcc.n	a5d0 <_ZdlPv@@Base+0x1034>
    a586:	ldrb.w	r1, [r2, #-1]!
    a58a:	cmp	r1, #32
    a58c:	beq.n	a582 <_ZdlPv@@Base+0xfe6>
    a58e:	cbz	r3, a5ec <_ZdlPv@@Base+0x1050>
    a590:	ldrb	r2, [r0, #0]
    a592:	cmp	r2, #32
    a594:	bne.n	a5e2 <_ZdlPv@@Base+0x1046>
    a596:	add	r3, r0
    a598:	adds	r2, r0, #1
    a59a:	subs	r6, r3, r2
    a59c:	mov	r4, r2
    a59e:	ldrb.w	r1, [r2], #1
    a5a2:	cmp	r1, #32
    a5a4:	beq.n	a59a <_ZdlPv@@Base+0xffe>
    a5a6:	cmp	r7, r6
    a5a8:	bne.n	a5ac <_ZdlPv@@Base+0x1010>
    a5aa:	pop	{r3, r4, r5, r6, r7, pc}
    a5ac:	cmp	r6, #0
    a5ae:	blt.n	a5d0 <_ZdlPv@@Base+0x1034>
    a5b0:	ldr	r0, [r5, #8]
    a5b2:	adds	r6, #1
    a5b4:	str	r6, [r5, #4]
    a5b6:	blx	2c60 <_Znaj@plt+0x4>
    a5ba:	mov	r1, r4
    a5bc:	ldr	r2, [r5, #4]
    a5be:	mov	r4, r0
    a5c0:	blx	2d84 <memcpy@plt>
    a5c4:	ldr	r0, [r5, #0]
    a5c6:	cbz	r0, a5cc <_ZdlPv@@Base+0x1030>
    a5c8:	blx	2d20 <_ZdaPv@plt+0x4>
    a5cc:	str	r4, [r5, #0]
    a5ce:	pop	{r3, r4, r5, r6, r7, pc}
    a5d0:	movs	r4, #0
    a5d2:	str	r4, [r5, #4]
    a5d4:	cmp	r0, #0
    a5d6:	beq.n	a5aa <_ZdlPv@@Base+0x100e>
    a5d8:	blx	2d20 <_ZdaPv@plt+0x4>
    a5dc:	str	r4, [r5, #0]
    a5de:	str	r4, [r5, #8]
    a5e0:	pop	{r3, r4, r5, r6, r7, pc}
    a5e2:	cmp	r7, r3
    a5e4:	beq.n	a5aa <_ZdlPv@@Base+0x100e>
    a5e6:	mov	r4, r0
    a5e8:	mov	r6, r3
    a5ea:	b.n	a5b0 <_ZdlPv@@Base+0x1014>
    a5ec:	cmp	r7, #0
    a5ee:	bne.n	a5e6 <_ZdlPv@@Base+0x104a>
    a5f0:	pop	{r3, r4, r5, r6, r7, pc}
    a5f2:	nop
    a5f4:	push	{r4, r5, r6, lr}
    a5f6:	ldrd	r4, r5, [r0]
    a5fa:	cmp	r5, #0
    a5fc:	ble.n	a614 <_ZdlPv@@Base+0x1078>
    a5fe:	add	r5, r4
    a600:	subs	r4, #1
    a602:	subs	r5, #1
    a604:	mov	r6, r1
    a606:	ldrb.w	r0, [r4, #1]!
    a60a:	mov	r1, r6
    a60c:	blx	2cf8 <putc@plt+0x4>
    a610:	cmp	r4, r5
    a612:	bne.n	a606 <_ZdlPv@@Base+0x106a>
    a614:	pop	{r4, r5, r6, pc}
    a616:	nop
    a618:	push	{r4, r5, lr}
    a61a:	sub	sp, #12
    a61c:	ldr	r5, [pc, #32]	; (a640 <_ZdlPv@@Base+0x10a4>)
    a61e:	mov	r4, r0
    a620:	ldr	r3, [pc, #32]	; (a644 <_ZdlPv@@Base+0x10a8>)
    a622:	movs	r2, #12
    a624:	add	r5, pc
    a626:	str	r1, [sp, #0]
    a628:	add	r3, pc
    a62a:	movs	r1, #1
    a62c:	mov	r0, r5
    a62e:	blx	2e58 <__sprintf_chk@plt>
    a632:	mov	r1, r5
    a634:	mov	r0, r4
    a636:	bl	a11c <_ZdlPv@@Base+0xb80>
    a63a:	mov	r0, r4
    a63c:	add	sp, #12
    a63e:	pop	{r4, r5, pc}
    a640:	add	r1, pc, #672	; (adr r1, a8e4 <_ZdlPv@@Base+0x1348>)
    a642:	movs	r1, r0
    a644:	movs	r2, #184	; 0xb8
    a646:	movs	r0, r0
    a648:	push	{r4, lr}
    a64a:	mov	r4, r0
    a64c:	sub	sp, #8
    a64e:	cbz	r0, a668 <_ZdlPv@@Base+0x10cc>
    a650:	blx	2da8 <strlen@plt>
    a654:	adds	r2, r0, #1
    a656:	str	r2, [sp, #4]
    a658:	mov	r0, r2
    a65a:	blx	2d9c <malloc@plt>
    a65e:	mov	r1, r4
    a660:	ldr	r2, [sp, #4]
    a662:	mov	r4, r0
    a664:	blx	2d84 <memcpy@plt>
    a668:	mov	r0, r4
    a66a:	add	sp, #8
    a66c:	pop	{r4, pc}
    a66e:	nop
    a670:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a674:	ldrb	r3, [r0, #0]
    a676:	ldr	r6, [pc, #144]	; (a708 <_ZdlPv@@Base+0x116c>)
    a678:	cmp	r3, #117	; 0x75
    a67a:	add	r6, pc
    a67c:	bne.n	a6d6 <_ZdlPv@@Base+0x113a>
    a67e:	ldr	r3, [pc, #140]	; (a70c <_ZdlPv@@Base+0x1170>)
    a680:	adds	r0, #1
    a682:	mov	r8, r0
    a684:	ldr.w	lr, [r6, r3]
    a688:	ldrb.w	r9, [r8]
    a68c:	mov	r1, r8
    a68e:	movs	r2, #0
    a690:	mov	r3, r9
    a692:	b.n	a6ac <_ZdlPv@@Base+0x1110>
    a694:	add.w	r2, sl, r2, lsl #4
    a698:	cmp.w	r2, #1114112	; 0x110000
    a69c:	add.w	r4, r1, #1
    a6a0:	bge.n	a6d6 <_ZdlPv@@Base+0x113a>
    a6a2:	ldrb	r3, [r1, #1]
    a6a4:	cbz	r3, a6dc <_ZdlPv@@Base+0x1140>
    a6a6:	cmp	r3, #95	; 0x5f
    a6a8:	beq.n	a6dc <_ZdlPv@@Base+0x1140>
    a6aa:	mov	r1, r4
    a6ac:	ldrb.w	r4, [lr, r3]
    a6b0:	sub.w	r7, r3, #55	; 0x37
    a6b4:	ldr	r5, [pc, #88]	; (a710 <_ZdlPv@@Base+0x1174>)
    a6b6:	sub.w	sl, r3, #48	; 0x30
    a6ba:	ldr.w	ip, [pc, #88]	; a714 <_ZdlPv@@Base+0x1178>
    a6be:	cbz	r4, a6d6 <_ZdlPv@@Base+0x113a>
    a6c0:	ldr	r4, [r6, r5]
    a6c2:	ldrb	r4, [r4, r3]
    a6c4:	cmp	r4, #0
    a6c6:	bne.n	a694 <_ZdlPv@@Base+0x10f8>
    a6c8:	ldr.w	r4, [r6, ip]
    a6cc:	add.w	r2, r7, r2, lsl #4
    a6d0:	ldrb	r3, [r4, r3]
    a6d2:	cmp	r3, #0
    a6d4:	bne.n	a698 <_ZdlPv@@Base+0x10fc>
    a6d6:	movs	r0, #0
    a6d8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a6dc:	sub.w	r5, r2, #55296	; 0xd800
    a6e0:	cmp.w	r5, #2048	; 0x800
    a6e4:	bcc.n	a6d6 <_ZdlPv@@Base+0x113a>
    a6e6:	cmp.w	r2, #65536	; 0x10000
    a6ea:	blt.n	a6fc <_ZdlPv@@Base+0x1160>
    a6ec:	cmp.w	r9, #48	; 0x30
    a6f0:	beq.n	a6d6 <_ZdlPv@@Base+0x113a>
    a6f2:	cmp	r3, #0
    a6f4:	beq.n	a6d8 <_ZdlPv@@Base+0x113c>
    a6f6:	add.w	r8, r1, #2
    a6fa:	b.n	a688 <_ZdlPv@@Base+0x10ec>
    a6fc:	sub.w	r8, r4, r8
    a700:	cmp.w	r8, #4
    a704:	beq.n	a6f2 <_ZdlPv@@Base+0x1156>
    a706:	b.n	a6d6 <_ZdlPv@@Base+0x113a>
    a708:	ldrsb	r6, [r6, r6]
    a70a:	movs	r1, r0
    a70c:	lsls	r0, r4, #6
    a70e:	movs	r0, r0
    a710:	lsls	r0, r7, #5
    a712:	movs	r0, r0
    a714:	lsls	r0, r6, #5
    a716:	movs	r0, r0
    a718:	push	{r4, lr}
    a71a:	movs	r1, #4
    a71c:	ldr	r4, [pc, #28]	; (a73c <_ZdlPv@@Base+0x11a0>)
    a71e:	add	r4, pc
    a720:	mov	r0, r4
    a722:	blx	2d78 <pathconf@plt+0x4>
    a726:	cmp	r0, #0
    a728:	ble.n	a736 <_ZdlPv@@Base+0x119a>
    a72a:	mov	r0, r4
    a72c:	movs	r1, #4
    a72e:	ldmia.w	sp!, {r4, lr}
    a732:	b.w	2d74 <pathconf@plt>
    a736:	mov.w	r0, #1024	; 0x400
    a73a:	pop	{r4, pc}
    a73c:	cmp	r2, #134	; 0x86
    a73e:	movs	r0, r0
    a740:	push	{r1, r2, r3}
    a742:	ldr.w	ip, [pc, #192]	; a804 <_ZdlPv@@Base+0x1268>
    a746:	push	{r4, r5, r6, r7, lr}
    a748:	sub.w	sp, sp, #2016	; 0x7e0
    a74c:	addw	r3, sp, #2036	; 0x7f4
    a750:	ldr	r5, [pc, #180]	; (a808 <_ZdlPv@@Base+0x126c>)
    a752:	add	ip, pc
    a754:	add	r4, sp, #4
    a756:	ldr.w	r2, [r3], #4
    a75a:	add	r7, sp, #12
    a75c:	ldr.w	r5, [ip, r5]
    a760:	mov	r1, r4
    a762:	mov	r6, r0
    a764:	mov	r0, r7
    a766:	ldr	r5, [r5, #0]
    a768:	str.w	r5, [sp, #2012]	; 0x7dc
    a76c:	mov.w	r5, #0
    a770:	mov.w	r5, #2000	; 0x7d0
    a774:	str	r3, [sp, #8]
    a776:	str	r5, [sp, #4]
    a778:	bl	a81c <_ZdlPv@@Base+0x1280>
    a77c:	ldr	r4, [r4, #0]
    a77e:	cbz	r0, a7dc <_ZdlPv@@Base+0x1240>
    a780:	mov	r3, r6
    a782:	mov	r2, r4
    a784:	movs	r1, #1
    a786:	mov	r5, r0
    a788:	blx	2d68 <fwrite@plt>
    a78c:	cmp	r0, r4
    a78e:	bcc.n	a7bc <_ZdlPv@@Base+0x1220>
    a790:	cmp	r5, r7
    a792:	beq.n	a79a <_ZdlPv@@Base+0x11fe>
    a794:	mov	r0, r5
    a796:	blx	2bd4 <free@plt+0x4>
    a79a:	subs	r0, r4, #0
    a79c:	blt.n	a7e8 <_ZdlPv@@Base+0x124c>
    a79e:	ldr	r2, [pc, #108]	; (a80c <_ZdlPv@@Base+0x1270>)
    a7a0:	ldr	r3, [pc, #100]	; (a808 <_ZdlPv@@Base+0x126c>)
    a7a2:	add	r2, pc
    a7a4:	ldr	r3, [r2, r3]
    a7a6:	ldr	r2, [r3, #0]
    a7a8:	ldr.w	r3, [sp, #2012]	; 0x7dc
    a7ac:	eors	r2, r3
    a7ae:	bne.n	a7fe <_ZdlPv@@Base+0x1262>
    a7b0:	add.w	sp, sp, #2016	; 0x7e0
    a7b4:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    a7b8:	add	sp, #12
    a7ba:	bx	lr
    a7bc:	cmp	r5, r7
    a7be:	it	eq
    a7c0:	moveq.w	r0, #4294967295	; 0xffffffff
    a7c4:	beq.n	a79e <_ZdlPv@@Base+0x1202>
    a7c6:	blx	2e00 <__errno_location@plt>
    a7ca:	mov	r4, r0
    a7cc:	mov	r0, r5
    a7ce:	ldr	r5, [r4, #0]
    a7d0:	blx	2bd4 <free@plt+0x4>
    a7d4:	mov.w	r0, #4294967295	; 0xffffffff
    a7d8:	str	r5, [r4, #0]
    a7da:	b.n	a79e <_ZdlPv@@Base+0x1202>
    a7dc:	mov	r0, r6
    a7de:	bl	a810 <_ZdlPv@@Base+0x1274>
    a7e2:	mov.w	r0, #4294967295	; 0xffffffff
    a7e6:	b.n	a79e <_ZdlPv@@Base+0x1202>
    a7e8:	blx	2e00 <__errno_location@plt>
    a7ec:	movs	r2, #75	; 0x4b
    a7ee:	mov	r3, r0
    a7f0:	mov	r0, r6
    a7f2:	str	r2, [r3, #0]
    a7f4:	bl	a810 <_ZdlPv@@Base+0x1274>
    a7f8:	mov.w	r0, #4294967295	; 0xffffffff
    a7fc:	b.n	a79e <_ZdlPv@@Base+0x1202>
    a7fe:	blx	2cc4 <__stack_chk_fail@plt>
    a802:	nop
    a804:	ldrsb	r6, [r3, r3]
    a806:	movs	r1, r0
    a808:	lsls	r0, r5, #4
    a80a:	movs	r0, r0
    a80c:	ldrsb	r6, [r1, r2]
    a80e:	movs	r1, r0
    a810:	ldr	r3, [r0, #0]
    a812:	orr.w	r3, r3, #32
    a816:	str	r3, [r0, #0]
    a818:	bx	lr
    a81a:	nop
    a81c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a820:	sub.w	sp, sp, #572	; 0x23c
    a824:	add	r7, sp, #32
    a826:	mov	r6, r2
    a828:	add.w	r5, r7, #208	; 0xd0
    a82c:	add.w	r4, r7, #88	; 0x58
    a830:	str	r5, [r7, #28]
    a832:	mov	r5, r0
    a834:	str	r5, [r7, #40]	; 0x28
    a836:	mov	r0, r2
    a838:	ldr.w	r5, [pc, #2556]	; b238 <_ZdlPv@@Base+0x1c9c>
    a83c:	str	r4, [r7, #60]	; 0x3c
    a83e:	mov	r4, r1
    a840:	str	r4, [r7, #20]
    a842:	mov	r4, r3
    a844:	ldr.w	r3, [pc, #2548]	; b23c <_ZdlPv@@Base+0x1ca0>
    a848:	add	r5, pc
    a84a:	ldr.w	r8, [r7, #60]	; 0x3c
    a84e:	ldr	r1, [r7, #28]
    a850:	ldr	r3, [r5, r3]
    a852:	mov	r2, r8
    a854:	ldr	r3, [r3, #0]
    a856:	str.w	r3, [r7, #532]	; 0x214
    a85a:	mov.w	r3, #0
    a85e:	bl	b2f4 <_ZdlPv@@Base+0x1d58>
    a862:	cmp	r0, #0
    a864:	blt.w	acc8 <_ZdlPv@@Base+0x172c>
    a868:	mov	r0, r4
    a86a:	mov	r1, r8
    a86c:	bl	b244 <_ZdlPv@@Base+0x1ca8>
    a870:	ldr	r3, [r7, #28]
    a872:	cmp	r0, #0
    a874:	blt.w	b11a <_ZdlPv@@Base+0x1b7e>
    a878:	ldr	r2, [r3, #8]
    a87a:	ldr	r3, [r3, #12]
    a87c:	adds	r2, #7
    a87e:	it	cs
    a880:	movcs.w	r2, #4294967295	; 0xffffffff
    a884:	adds	r3, r3, r2
    a886:	bcs.w	acae <_ZdlPv@@Base+0x1712>
    a88a:	movs	r0, #6
    a88c:	adds	r0, r3, r0
    a88e:	bcs.w	acae <_ZdlPv@@Base+0x1712>
    a892:	cmp.w	r0, #4000	; 0xfa0
    a896:	bcc.w	aa38 <_ZdlPv@@Base+0x149c>
    a89a:	adds	r5, r0, #1
    a89c:	beq.w	acae <_ZdlPv@@Base+0x1712>
    a8a0:	blx	2d9c <malloc@plt>
    a8a4:	str	r0, [r7, #52]	; 0x34
    a8a6:	cmp	r0, #0
    a8a8:	beq.w	acae <_ZdlPv@@Base+0x1712>
    a8ac:	ldr	r3, [r7, #40]	; 0x28
    a8ae:	str	r0, [r7, #16]
    a8b0:	cmp	r3, #0
    a8b2:	beq.w	aa52 <_ZdlPv@@Base+0x14b6>
    a8b6:	ldr	r3, [r7, #20]
    a8b8:	ldr.w	r9, [r3]
    a8bc:	ldr	r3, [r7, #28]
    a8be:	movs	r4, #0
    a8c0:	ldr	r5, [r7, #40]	; 0x28
    a8c2:	str	r4, [r7, #24]
    a8c4:	ldr.w	fp, [r3, #4]
    a8c8:	ldr.w	r3, [fp]
    a8cc:	cmp	r3, r6
    a8ce:	beq.w	ac22 <_ZdlPv@@Base+0x1686>
    a8d2:	sub.w	r8, r3, r6
    a8d6:	adds.w	sl, r4, r8
    a8da:	it	cs
    a8dc:	movcs.w	sl, #4294967295	; 0xffffffff
    a8e0:	cmp	r9, sl
    a8e2:	bcs.n	a93e <_ZdlPv@@Base+0x13a2>
    a8e4:	cmp.w	r9, #0
    a8e8:	beq.w	ac96 <_ZdlPv@@Base+0x16fa>
    a8ec:	blt.w	ac2e <_ZdlPv@@Base+0x1692>
    a8f0:	mov.w	r9, r9, lsl #1
    a8f4:	cmp	r9, sl
    a8f6:	it	cc
    a8f8:	movcc	r9, sl
    a8fa:	cmp.w	r9, #4294967295	; 0xffffffff
    a8fe:	beq.w	ac2e <_ZdlPv@@Base+0x1692>
    a902:	ldr	r2, [r7, #40]	; 0x28
    a904:	subs	r3, r5, r2
    a906:	cmp	r5, r2
    a908:	it	ne
    a90a:	cmpne	r5, #0
    a90c:	clz	r3, r3
    a910:	mov.w	r3, r3, lsr #5
    a914:	str	r3, [r7, #68]	; 0x44
    a916:	bne.w	ac9c <_ZdlPv@@Base+0x1700>
    a91a:	mov	r0, r9
    a91c:	blx	2d9c <malloc@plt>
    a920:	ldr	r3, [r7, #68]	; 0x44
    a922:	cmp	r0, #0
    a924:	beq.w	ac2e <_ZdlPv@@Base+0x1692>
    a928:	cmp	r4, #0
    a92a:	it	eq
    a92c:	moveq	r3, #0
    a92e:	cmp	r3, #0
    a930:	beq.w	b116 <_ZdlPv@@Base+0x1b7a>
    a934:	mov	r1, r5
    a936:	mov	r2, r4
    a938:	mov	r5, r0
    a93a:	blx	2d84 <memcpy@plt>
    a93e:	adds	r0, r5, r4
    a940:	mov	r2, r8
    a942:	mov	r1, r6
    a944:	blx	2d84 <memcpy@plt>
    a948:	ldr	r3, [r7, #28]
    a94a:	ldr	r2, [r7, #24]
    a94c:	ldr	r3, [r3, #0]
    a94e:	cmp	r3, r2
    a950:	beq.w	b158 <_ZdlPv@@Base+0x1bbc>
    a954:	ldrb.w	r2, [fp, #36]	; 0x24
    a958:	ldr.w	r3, [fp, #40]	; 0x28
    a95c:	cmp	r2, #37	; 0x25
    a95e:	beq.w	aba0 <_ZdlPv@@Base+0x1604>
    a962:	adds	r4, r3, #1
    a964:	beq.w	b234 <_ZdlPv@@Base+0x1c98>
    a968:	ldr	r1, [r7, #60]	; 0x3c
    a96a:	lsls	r3, r3, #4
    a96c:	cmp	r2, #110	; 0x6e
    a96e:	ldr	r6, [r1, #4]
    a970:	add.w	r1, r6, r3
    a974:	ldr	r4, [r6, r3]
    a976:	beq.w	ab8e <_ZdlPv@@Base+0x15f2>
    a97a:	ldr.w	r3, [fp, #8]
    a97e:	movs	r2, #37	; 0x25
    a980:	ldr	r1, [r7, #52]	; 0x34
    a982:	lsls	r0, r3, #31
    a984:	strb	r2, [r1, #0]
    a986:	itete	pl
    a988:	addpl	r2, r1, #1
    a98a:	ldrmi	r1, [r7, #52]	; 0x34
    a98c:	strpl	r2, [r7, #64]	; 0x40
    a98e:	addmi	r2, r1, #2
    a990:	ittt	mi
    a992:	strmi	r2, [r7, #64]	; 0x40
    a994:	movmi	r2, #39	; 0x27
    a996:	strbmi	r2, [r1, #1]
    a998:	lsls	r1, r3, #30
    a99a:	itttt	mi
    a99c:	ldrmi	r2, [r7, #64]	; 0x40
    a99e:	movmi	r1, #45	; 0x2d
    a9a0:	strbmi.w	r1, [r2], #1
    a9a4:	strmi	r2, [r7, #64]	; 0x40
    a9a6:	lsls	r2, r3, #29
    a9a8:	itttt	mi
    a9aa:	ldrmi	r2, [r7, #64]	; 0x40
    a9ac:	movmi	r1, #43	; 0x2b
    a9ae:	strbmi.w	r1, [r2], #1
    a9b2:	strmi	r2, [r7, #64]	; 0x40
    a9b4:	lsls	r0, r3, #28
    a9b6:	itttt	mi
    a9b8:	ldrmi	r2, [r7, #64]	; 0x40
    a9ba:	movmi	r1, #32
    a9bc:	strbmi.w	r1, [r2], #1
    a9c0:	strmi	r2, [r7, #64]	; 0x40
    a9c2:	lsls	r1, r3, #27
    a9c4:	itttt	mi
    a9c6:	ldrmi	r2, [r7, #64]	; 0x40
    a9c8:	movmi	r1, #35	; 0x23
    a9ca:	strbmi.w	r1, [r2], #1
    a9ce:	strmi	r2, [r7, #64]	; 0x40
    a9d0:	lsls	r2, r3, #25
    a9d2:	itttt	mi
    a9d4:	ldrmi	r2, [r7, #64]	; 0x40
    a9d6:	movmi	r1, #73	; 0x49
    a9d8:	strbmi.w	r1, [r2], #1
    a9dc:	strmi	r2, [r7, #64]	; 0x40
    a9de:	lsls	r0, r3, #26
    a9e0:	ittt	mi
    a9e2:	ldrmi	r3, [r7, #64]	; 0x40
    a9e4:	movmi	r2, #48	; 0x30
    a9e6:	strbmi.w	r2, [r3], #1
    a9ea:	ldrd	r1, r2, [fp, #12]
    a9ee:	it	mi
    a9f0:	strmi	r3, [r7, #64]	; 0x40
    a9f2:	cmp	r1, r2
    a9f4:	beq.n	aa04 <_ZdlPv@@Base+0x1468>
    a9f6:	ldr	r3, [r7, #64]	; 0x40
    a9f8:	subs	r2, r2, r1
    a9fa:	mov	r0, r3
    a9fc:	add	r3, r2
    a9fe:	str	r3, [r7, #64]	; 0x40
    aa00:	blx	2d84 <memcpy@plt>
    aa04:	ldrd	r1, r2, [fp, #24]
    aa08:	cmp	r1, r2
    aa0a:	beq.n	aa1a <_ZdlPv@@Base+0x147e>
    aa0c:	ldr	r3, [r7, #64]	; 0x40
    aa0e:	subs	r2, r2, r1
    aa10:	mov	r0, r3
    aa12:	add	r3, r2
    aa14:	str	r3, [r7, #64]	; 0x40
    aa16:	blx	2d84 <memcpy@plt>
    aa1a:	subs	r3, r4, #7
    aa1c:	cmp	r3, #9
    aa1e:	bhi.n	aa6c <_ZdlPv@@Base+0x14d0>
    aa20:	tbh	[pc, r3, lsl #1]
    aa24:	movs	r7, r3
    aa26:	movs	r7, r3
    aa28:	movs	r2, r3
    aa2a:	movs	r2, r3
    aa2c:	movs	r4, r4
    aa2e:	lsls	r6, r0, #11
    aa30:	movs	r4, r4
    aa32:	movs	r7, r3
    aa34:	movs	r4, r4
    aa36:	movs	r7, r3
    aa38:	adds	r3, #13
    aa3a:	movs	r2, #0
    aa3c:	bic.w	r3, r3, #7
    aa40:	str	r2, [r7, #16]
    aa42:	sub.w	sp, sp, r3
    aa46:	add	r3, sp, #32
    aa48:	str	r3, [r7, #52]	; 0x34
    aa4a:	ldr	r3, [r7, #40]	; 0x28
    aa4c:	cmp	r3, #0
    aa4e:	bne.w	a8b6 <_ZdlPv@@Base+0x131a>
    aa52:	ldr.w	r9, [r7, #40]	; 0x28
    aa56:	b.n	a8bc <_ZdlPv@@Base+0x1320>
    aa58:	ldr	r3, [r7, #64]	; 0x40
    aa5a:	movs	r2, #108	; 0x6c
    aa5c:	strb.w	r2, [r3], #1
    aa60:	str	r3, [r7, #64]	; 0x40
    aa62:	ldr	r3, [r7, #64]	; 0x40
    aa64:	movs	r2, #108	; 0x6c
    aa66:	strb.w	r2, [r3], #1
    aa6a:	str	r3, [r7, #64]	; 0x40
    aa6c:	ldrb.w	r3, [fp, #36]	; 0x24
    aa70:	mov.w	r0, #0
    aa74:	ldr	r2, [r7, #64]	; 0x40
    aa76:	strb	r0, [r2, #1]
    aa78:	strb	r3, [r2, #0]
    aa7a:	ldr.w	r3, [fp, #20]
    aa7e:	adds	r1, r3, #1
    aa80:	beq.w	acc2 <_ZdlPv@@Base+0x1726>
    aa84:	lsls	r3, r3, #4
    aa86:	adds	r2, r6, r3
    aa88:	ldr	r3, [r6, r3]
    aa8a:	cmp	r3, #5
    aa8c:	bne.w	b234 <_ZdlPv@@Base+0x1c98>
    aa90:	ldr	r2, [r2, #8]
    aa92:	mov.w	r8, #1
    aa96:	str	r2, [r7, #80]	; 0x50
    aa98:	ldr.w	r3, [fp, #32]
    aa9c:	adds	r2, r3, #1
    aa9e:	beq.n	aaba <_ZdlPv@@Base+0x151e>
    aaa0:	lsls	r3, r3, #4
    aaa2:	adds	r2, r6, r3
    aaa4:	ldr	r3, [r6, r3]
    aaa6:	cmp	r3, #5
    aaa8:	bne.w	b234 <_ZdlPv@@Base+0x1c98>
    aaac:	ldr	r2, [r2, #8]
    aaae:	add.w	r3, r7, #80	; 0x50
    aab2:	str.w	r2, [r3, r8, lsl #2]
    aab6:	add.w	r8, r8, #1
    aaba:	movs	r3, #2
    aabc:	adds.w	r3, sl, r3
    aac0:	str	r3, [r7, #36]	; 0x24
    aac2:	bcs.w	ac26 <_ZdlPv@@Base+0x168a>
    aac6:	cmp	r9, r3
    aac8:	bcs.w	b0ae <_ZdlPv@@Base+0x1b12>
    aacc:	cmp.w	r9, #0
    aad0:	bne.w	af88 <_ZdlPv@@Base+0x19ec>
    aad4:	ldr	r3, [r7, #36]	; 0x24
    aad6:	cmp	r3, #12
    aad8:	it	ls
    aada:	movls.w	r9, #12
    aade:	bhi.w	af98 <_ZdlPv@@Base+0x19fc>
    aae2:	ldr	r2, [r7, #40]	; 0x28
    aae4:	subs	r3, r5, r2
    aae6:	cmp	r5, r2
    aae8:	it	ne
    aaea:	cmpne	r5, #0
    aaec:	clz	r3, r3
    aaf0:	mov.w	r3, r3, lsr #5
    aaf4:	str	r3, [r7, #68]	; 0x44
    aaf6:	bne.w	b09c <_ZdlPv@@Base+0x1b00>
    aafa:	mov	r0, r9
    aafc:	blx	2d9c <malloc@plt>
    ab00:	ldr	r3, [r7, #68]	; 0x44
    ab02:	mov	r6, r0
    ab04:	cmp	r0, #0
    ab06:	beq.w	ac2e <_ZdlPv@@Base+0x1692>
    ab0a:	cmp.w	sl, #0
    ab0e:	it	eq
    ab10:	moveq	r3, #0
    ab12:	cbz	r3, ab1c <_ZdlPv@@Base+0x1580>
    ab14:	mov	r1, r5
    ab16:	mov	r2, sl
    ab18:	blx	2d84 <memcpy@plt>
    ab1c:	mov.w	r3, #0
    ab20:	strb.w	r3, [r6, sl]
    ab24:	subs	r3, r4, #1
    ab26:	str	r3, [r7, #44]	; 0x2c
    ab28:	blx	2e00 <__errno_location@plt>
    ab2c:	add.w	r4, r7, #76	; 0x4c
    ab30:	sub.w	r5, r9, sl
    ab34:	str.w	fp, [r7, #48]	; 0x30
    ab38:	str	r5, [r7, #68]	; 0x44
    ab3a:	ldr	r3, [r0, #0]
    ab3c:	str	r0, [r7, #56]	; 0x38
    ab3e:	str	r3, [r7, #12]
    ab40:	add.w	r3, r7, #80	; 0x50
    ab44:	str	r3, [r7, #32]
    ab46:	mov.w	r3, #4294967295	; 0xffffffff
    ab4a:	str	r3, [r4, #0]
    ab4c:	ldr	r3, [r7, #56]	; 0x38
    ab4e:	ldr	r1, [r7, #68]	; 0x44
    ab50:	mov	r2, r3
    ab52:	cmp	r1, #0
    ab54:	mov.w	r3, #0
    ab58:	str	r3, [r2, #0]
    ab5a:	ldr	r3, [r7, #44]	; 0x2c
    ab5c:	it	lt
    ab5e:	mvnlt.w	r1, #2147483648	; 0x80000000
    ab62:	cmp	r3, #16
    ab64:	bhi.w	b234 <_ZdlPv@@Base+0x1c98>
    ab68:	tbh	[pc, r3, lsl #1]
    ab6c:	lsls	r7, r7, #7
    ab6e:	lsls	r1, r6, #7
    ab70:	lsls	r3, r1, #7
    ab72:	lsls	r5, r5, #6
    ab74:	lsls	r6, r0, #3
    ab76:	lsls	r6, r0, #3
    ab78:	lsls	r6, r0, #3
    ab7a:	lsls	r6, r0, #3
    ab7c:	lsls	r0, r7, #4
    ab7e:	lsls	r0, r7, #4
    ab80:	lsls	r6, r1, #6
    ab82:	lsls	r6, r1, #6
    ab84:	lsls	r6, r0, #3
    ab86:	lsls	r6, r0, #3
    ab88:	lsls	r6, r0, #3
    ab8a:	lsls	r6, r0, #3
    ab8c:	lsls	r6, r0, #3
    ab8e:	subs	r4, #18
    ab90:	cmp	r4, #4
    ab92:	bhi.w	b234 <_ZdlPv@@Base+0x1c98>
    ab96:	tbb	[pc, r4]
    ab9a:	add	r5, pc, #680	; (adr r5, ae44 <_ZdlPv@@Base+0x18a8>)
    ab9c:	ldr	r1, [sp, #612]	; 0x264
    ab9e:	lsls	r6, r3, #2
    aba0:	adds	r3, #1
    aba2:	bne.w	b234 <_ZdlPv@@Base+0x1c98>
    aba6:	movs	r4, #1
    aba8:	adds.w	r4, sl, r4
    abac:	it	cs
    abae:	movcs.w	r4, #4294967295	; 0xffffffff
    abb2:	cmp	r9, r4
    abb4:	bcs.n	ac04 <_ZdlPv@@Base+0x1668>
    abb6:	cmp.w	r9, #0
    abba:	bne.w	afa6 <_ZdlPv@@Base+0x1a0a>
    abbe:	mov.w	r9, #12
    abc2:	cmp	r9, r4
    abc4:	it	cc
    abc6:	movcc	r9, r4
    abc8:	cmp.w	r9, #4294967295	; 0xffffffff
    abcc:	beq.n	ac2e <_ZdlPv@@Base+0x1692>
    abce:	ldr	r3, [r7, #40]	; 0x28
    abd0:	subs	r6, r5, r3
    abd2:	cmp	r5, r3
    abd4:	it	ne
    abd6:	cmpne	r5, #0
    abd8:	clz	r6, r6
    abdc:	mov.w	r6, r6, lsr #5
    abe0:	bne.w	b104 <_ZdlPv@@Base+0x1b68>
    abe4:	mov	r0, r9
    abe6:	blx	2d9c <malloc@plt>
    abea:	cbz	r0, ac2e <_ZdlPv@@Base+0x1692>
    abec:	cmp.w	sl, #0
    abf0:	it	eq
    abf2:	moveq	r6, #0
    abf4:	cmp	r6, #0
    abf6:	beq.w	b154 <_ZdlPv@@Base+0x1bb8>
    abfa:	mov	r1, r5
    abfc:	mov	r2, sl
    abfe:	mov	r5, r0
    ac00:	blx	2d84 <memcpy@plt>
    ac04:	movs	r3, #37	; 0x25
    ac06:	strb.w	r3, [r5, sl]
    ac0a:	ldr.w	r6, [fp, #4]
    ac0e:	add.w	fp, fp, #44	; 0x2c
    ac12:	ldr	r3, [r7, #24]
    ac14:	adds	r3, #1
    ac16:	str	r3, [r7, #24]
    ac18:	ldr.w	r3, [fp]
    ac1c:	cmp	r3, r6
    ac1e:	bne.w	a8d2 <_ZdlPv@@Base+0x1336>
    ac22:	mov	sl, r4
    ac24:	b.n	a948 <_ZdlPv@@Base+0x13ac>
    ac26:	cmp.w	r9, #4294967295	; 0xffffffff
    ac2a:	beq.w	b0ae <_ZdlPv@@Base+0x1b12>
    ac2e:	blx	2e00 <__errno_location@plt>
    ac32:	str	r0, [r7, #56]	; 0x38
    ac34:	ldr	r3, [r7, #40]	; 0x28
    ac36:	cmp	r5, r3
    ac38:	it	ne
    ac3a:	cmpne	r5, #0
    ac3c:	bne.w	afc2 <_ZdlPv@@Base+0x1a26>
    ac40:	ldr	r3, [r7, #16]
    ac42:	cbz	r3, ac4a <_ZdlPv@@Base+0x16ae>
    ac44:	mov	r0, r3
    ac46:	blx	2bd4 <free@plt+0x4>
    ac4a:	ldr	r3, [r7, #28]
    ac4c:	ldr	r0, [r3, #4]
    ac4e:	add.w	r3, r7, #224	; 0xe0
    ac52:	cmp	r0, r3
    ac54:	beq.n	ac5a <_ZdlPv@@Base+0x16be>
    ac56:	blx	2bd4 <free@plt+0x4>
    ac5a:	ldr	r3, [r7, #60]	; 0x3c
    ac5c:	ldr	r0, [r3, #4]
    ac5e:	add.w	r3, r7, #96	; 0x60
    ac62:	cmp	r0, r3
    ac64:	beq.n	ac6a <_ZdlPv@@Base+0x16ce>
    ac66:	blx	2bd4 <free@plt+0x4>
    ac6a:	ldr	r2, [r7, #56]	; 0x38
    ac6c:	movs	r5, #0
    ac6e:	movs	r3, #12
    ac70:	str	r3, [r2, #0]
    ac72:	ldr.w	r2, [pc, #1484]	; b240 <_ZdlPv@@Base+0x1ca4>
    ac76:	ldr.w	r3, [pc, #1476]	; b23c <_ZdlPv@@Base+0x1ca0>
    ac7a:	add	r2, pc
    ac7c:	ldr	r3, [r2, r3]
    ac7e:	ldr	r2, [r3, #0]
    ac80:	ldr.w	r3, [r7, #532]	; 0x214
    ac84:	eors	r2, r3
    ac86:	bne.w	b230 <_ZdlPv@@Base+0x1c94>
    ac8a:	mov	r0, r5
    ac8c:	add.w	r7, r7, #540	; 0x21c
    ac90:	mov	sp, r7
    ac92:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ac96:	mov.w	r9, #12
    ac9a:	b.n	a8f4 <_ZdlPv@@Base+0x1358>
    ac9c:	mov	r1, r9
    ac9e:	mov	r0, r5
    aca0:	blx	2c9c <realloc@plt>
    aca4:	cmp	r0, #0
    aca6:	beq.w	afbc <_ZdlPv@@Base+0x1a20>
    acaa:	mov	r5, r0
    acac:	b.n	a93e <_ZdlPv@@Base+0x13a2>
    acae:	blx	2e00 <__errno_location@plt>
    acb2:	ldr	r3, [r7, #28]
    acb4:	str	r0, [r7, #56]	; 0x38
    acb6:	ldr	r0, [r3, #4]
    acb8:	add.w	r3, r7, #224	; 0xe0
    acbc:	cmp	r0, r3
    acbe:	bne.n	ac56 <_ZdlPv@@Base+0x16ba>
    acc0:	b.n	ac5a <_ZdlPv@@Base+0x16be>
    acc2:	mov.w	r8, #0
    acc6:	b.n	aa98 <_ZdlPv@@Base+0x14fc>
    acc8:	movs	r5, #0
    acca:	b.n	ac72 <_ZdlPv@@Base+0x16d6>
    accc:	ldr	r3, [r1, #8]
    acce:	mov	r4, sl
    acd0:	str.w	sl, [r3]
    acd4:	b.n	ac0a <_ZdlPv@@Base+0x166e>
    acd6:	ldr	r3, [r1, #8]
    acd8:	movs	r2, #0
    acda:	mov	r4, sl
    acdc:	str.w	sl, [r3]
    ace0:	str	r2, [r3, #4]
    ace2:	b.n	ac0a <_ZdlPv@@Base+0x166e>
    ace4:	ldr	r3, [r1, #8]
    ace6:	mov	r4, sl
    ace8:	strh.w	sl, [r3]
    acec:	b.n	ac0a <_ZdlPv@@Base+0x166e>
    acee:	ldr	r3, [r1, #8]
    acf0:	mov	r4, sl
    acf2:	strb.w	sl, [r3]
    acf6:	b.n	ac0a <_ZdlPv@@Base+0x166e>
    acf8:	ldr	r3, [r7, #48]	; 0x30
    acfa:	cmp.w	r8, #1
    acfe:	add.w	r0, r6, sl
    ad02:	ldr	r2, [r3, #40]	; 0x28
    ad04:	ldr	r3, [r7, #60]	; 0x3c
    ad06:	ldr	r3, [r3, #4]
    ad08:	add.w	r3, r3, r2, lsl #4
    ad0c:	ldr	r2, [r3, #8]
    ad0e:	beq.w	aee0 <_ZdlPv@@Base+0x1944>
    ad12:	cmp.w	r8, #2
    ad16:	beq.w	af24 <_ZdlPv@@Base+0x1988>
    ad1a:	strd	r2, r4, [sp, #4]
    ad1e:	mov.w	r3, #4294967295	; 0xffffffff
    ad22:	ldr	r2, [r7, #52]	; 0x34
    ad24:	str	r1, [r7, #8]
    ad26:	str	r2, [sp, #0]
    ad28:	movs	r2, #1
    ad2a:	blx	2db4 <__snprintf_chk@plt>
    ad2e:	ldr	r1, [r7, #8]
    ad30:	ldr	r2, [r4, #0]
    ad32:	cmp	r2, #0
    ad34:	blt.n	ae22 <_ZdlPv@@Base+0x1886>
    ad36:	cmp	r2, r1
    ad38:	mov	r3, r2
    ad3a:	bcs.n	ad4c <_ZdlPv@@Base+0x17b0>
    ad3c:	add.w	ip, r6, r2
    ad40:	ldrb.w	ip, [ip, sl]
    ad44:	cmp.w	ip, #0
    ad48:	bne.w	b234 <_ZdlPv@@Base+0x1c98>
    ad4c:	cmp	r2, r0
    ad4e:	bge.n	ad54 <_ZdlPv@@Base+0x17b8>
    ad50:	mov	r3, r0
    ad52:	str	r0, [r4, #0]
    ad54:	adds	r2, r3, #1
    ad56:	cmp	r2, r1
    ad58:	bcc.w	b0b2 <_ZdlPv@@Base+0x1b16>
    ad5c:	mvn.w	r2, #2147483648	; 0x80000000
    ad60:	cmp	r1, r2
    ad62:	beq.w	b0c6 <_ZdlPv@@Base+0x1b2a>
    ad66:	ldr	r2, [r7, #36]	; 0x24
    ad68:	add	r3, r2
    ad6a:	cmp	sl, r3
    ad6c:	it	hi
    ad6e:	movhi.w	r3, #4294967295	; 0xffffffff
    ad72:	cmp.w	r9, #0
    ad76:	blt.w	afca <_ZdlPv@@Base+0x1a2e>
    ad7a:	mov.w	r2, r9, lsl #1
    ad7e:	cmp	r3, r2
    ad80:	it	cc
    ad82:	movcc	r3, r2
    ad84:	cmp	r9, r3
    ad86:	bcs.w	ab46 <_ZdlPv@@Base+0x15aa>
    ad8a:	cmp	r2, r3
    ad8c:	it	cc
    ad8e:	movcc	r2, r3
    ad90:	cmp.w	r2, #4294967295	; 0xffffffff
    ad94:	mov	r9, r2
    ad96:	beq.w	afd2 <_ZdlPv@@Base+0x1a36>
    ad9a:	ldr	r3, [r7, #40]	; 0x28
    ad9c:	subs	r5, r6, r3
    ad9e:	cmp	r6, r3
    ada0:	it	ne
    ada2:	cmpne	r6, #0
    ada4:	clz	r5, r5
    ada8:	mov.w	r5, r5, lsr #5
    adac:	bne.w	afd6 <_ZdlPv@@Base+0x1a3a>
    adb0:	mov	r0, r2
    adb2:	blx	2d9c <malloc@plt>
    adb6:	cmp	r0, #0
    adb8:	beq.w	afd2 <_ZdlPv@@Base+0x1a36>
    adbc:	cmp.w	sl, #0
    adc0:	it	eq
    adc2:	moveq	r5, #0
    adc4:	cmp	r5, #0
    adc6:	beq.w	aff6 <_ZdlPv@@Base+0x1a5a>
    adca:	mov	r1, r6
    adcc:	mov	r2, sl
    adce:	mov	r6, r0
    add0:	blx	2d84 <memcpy@plt>
    add4:	sub.w	r3, r9, sl
    add8:	str	r3, [r7, #68]	; 0x44
    adda:	b.n	ab46 <_ZdlPv@@Base+0x15aa>
    addc:	ldr	r3, [r7, #48]	; 0x30
    adde:	cmp.w	r8, #1
    ade2:	add.w	r0, r6, sl
    ade6:	ldr	r2, [r3, #40]	; 0x28
    ade8:	ldr	r3, [r7, #60]	; 0x3c
    adea:	ldr	r3, [r3, #4]
    adec:	add.w	r3, r3, r2, lsl #4
    adf0:	ldrd	r2, r3, [r3, #8]
    adf4:	mov	fp, r2
    adf6:	mov	ip, r3
    adf8:	beq.w	b078 <_ZdlPv@@Base+0x1adc>
    adfc:	cmp.w	r8, #2
    ae00:	beq.w	b04c <_ZdlPv@@Base+0x1ab0>
    ae04:	strd	r2, r3, [sp, #8]
    ae08:	mov.w	r3, #4294967295	; 0xffffffff
    ae0c:	ldr	r2, [r7, #52]	; 0x34
    ae0e:	str	r4, [sp, #16]
    ae10:	str	r1, [r7, #8]
    ae12:	str	r2, [sp, #0]
    ae14:	movs	r2, #1
    ae16:	blx	2db4 <__snprintf_chk@plt>
    ae1a:	ldr	r2, [r4, #0]
    ae1c:	ldr	r1, [r7, #8]
    ae1e:	cmp	r2, #0
    ae20:	bge.n	ad36 <_ZdlPv@@Base+0x179a>
    ae22:	ldr	r3, [r7, #64]	; 0x40
    ae24:	ldrb	r3, [r3, #1]
    ae26:	cmp	r3, #0
    ae28:	bne.w	afec <_ZdlPv@@Base+0x1a50>
    ae2c:	cmp	r0, #0
    ae2e:	bge.n	ad50 <_ZdlPv@@Base+0x17b4>
    ae30:	ldr	r3, [r7, #56]	; 0x38
    ae32:	ldr.w	fp, [r7, #48]	; 0x30
    ae36:	ldr	r4, [r3, #0]
    ae38:	cbnz	r4, ae4a <_ZdlPv@@Base+0x18ae>
    ae3a:	ldrb.w	r3, [fp, #36]	; 0x24
    ae3e:	and.w	r3, r3, #239	; 0xef
    ae42:	cmp	r3, #99	; 0x63
    ae44:	ite	eq
    ae46:	moveq	r4, #84	; 0x54
    ae48:	movne	r4, #22
    ae4a:	ldr	r3, [r7, #40]	; 0x28
    ae4c:	cmp	r6, r3
    ae4e:	it	ne
    ae50:	cmpne	r6, #0
    ae52:	bne.w	b144 <_ZdlPv@@Base+0x1ba8>
    ae56:	ldr	r3, [r7, #16]
    ae58:	cbz	r3, ae60 <_ZdlPv@@Base+0x18c4>
    ae5a:	mov	r0, r3
    ae5c:	blx	2bd4 <free@plt+0x4>
    ae60:	ldr	r3, [r7, #28]
    ae62:	ldr	r0, [r3, #4]
    ae64:	add.w	r3, r7, #224	; 0xe0
    ae68:	cmp	r0, r3
    ae6a:	beq.n	ae70 <_ZdlPv@@Base+0x18d4>
    ae6c:	blx	2bd4 <free@plt+0x4>
    ae70:	ldr	r3, [r7, #60]	; 0x3c
    ae72:	ldr	r0, [r3, #4]
    ae74:	add.w	r3, r7, #96	; 0x60
    ae78:	cmp	r0, r3
    ae7a:	beq.n	ae80 <_ZdlPv@@Base+0x18e4>
    ae7c:	blx	2bd4 <free@plt+0x4>
    ae80:	ldr	r3, [r7, #56]	; 0x38
    ae82:	movs	r5, #0
    ae84:	str	r4, [r3, #0]
    ae86:	b.n	ac72 <_ZdlPv@@Base+0x16d6>
    ae88:	ldr	r3, [r7, #48]	; 0x30
    ae8a:	cmp.w	r8, #1
    ae8e:	add.w	r0, r6, sl
    ae92:	ldr	r2, [r3, #40]	; 0x28
    ae94:	ldr	r3, [r7, #60]	; 0x3c
    ae96:	ldr	r3, [r3, #4]
    ae98:	add.w	r3, r3, r2, lsl #4
    ae9c:	vldr	d7, [r3, #8]
    aea0:	beq.w	b028 <_ZdlPv@@Base+0x1a8c>
    aea4:	cmp.w	r8, #2
    aea8:	beq.w	b000 <_ZdlPv@@Base+0x1a64>
    aeac:	ldr	r2, [r7, #52]	; 0x34
    aeae:	mov.w	r3, #4294967295	; 0xffffffff
    aeb2:	vstr	d7, [sp, #8]
    aeb6:	str	r4, [sp, #16]
    aeb8:	str	r2, [sp, #0]
    aeba:	movs	r2, #1
    aebc:	str	r1, [r7, #8]
    aebe:	blx	2db4 <__snprintf_chk@plt>
    aec2:	ldr	r1, [r7, #8]
    aec4:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    aec6:	ldr	r3, [r7, #48]	; 0x30
    aec8:	cmp.w	r8, #1
    aecc:	add.w	r0, r6, sl
    aed0:	ldr	r2, [r3, #40]	; 0x28
    aed2:	ldr	r3, [r7, #60]	; 0x3c
    aed4:	ldr	r3, [r3, #4]
    aed6:	add.w	r3, r3, r2, lsl #4
    aeda:	ldrh	r2, [r3, #8]
    aedc:	bne.w	ad12 <_ZdlPv@@Base+0x1776>
    aee0:	ldr	r3, [r7, #32]
    aee2:	str	r1, [r7, #4]
    aee4:	ldr	r5, [r3, #0]
    aee6:	mov.w	r3, #4294967295	; 0xffffffff
    aeea:	str	r2, [sp, #8]
    aeec:	mov	r2, r8
    aeee:	str	r4, [sp, #12]
    aef0:	str	r5, [r7, #8]
    aef2:	ldr	r5, [r7, #52]	; 0x34
    aef4:	str	r5, [sp, #0]
    aef6:	ldr	r5, [r7, #8]
    aef8:	str	r5, [sp, #4]
    aefa:	blx	2db4 <__snprintf_chk@plt>
    aefe:	ldr	r1, [r7, #4]
    af00:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    af02:	ldr	r3, [r7, #48]	; 0x30
    af04:	cmp.w	r8, #1
    af08:	add.w	r0, r6, sl
    af0c:	ldr	r2, [r3, #40]	; 0x28
    af0e:	ldr	r3, [r7, #60]	; 0x3c
    af10:	ldr	r3, [r3, #4]
    af12:	add.w	r3, r3, r2, lsl #4
    af16:	ldrsh.w	r2, [r3, #8]
    af1a:	beq.n	aee0 <_ZdlPv@@Base+0x1944>
    af1c:	cmp.w	r8, #2
    af20:	bne.w	ad1a <_ZdlPv@@Base+0x177e>
    af24:	ldr	r3, [r7, #32]
    af26:	ldr	r5, [r3, #4]
    af28:	ldr	r3, [r3, #0]
    af2a:	strd	r2, r4, [sp, #12]
    af2e:	movs	r2, #1
    af30:	str	r5, [r7, #8]
    af32:	ldr	r5, [r7, #52]	; 0x34
    af34:	str	r3, [r7, #4]
    af36:	mov.w	r3, #4294967295	; 0xffffffff
    af3a:	str	r5, [sp, #0]
    af3c:	ldr	r5, [r7, #8]
    af3e:	str	r1, [r7, #8]
    af40:	str	r5, [sp, #8]
    af42:	ldr	r5, [r7, #4]
    af44:	str	r5, [sp, #4]
    af46:	blx	2db4 <__snprintf_chk@plt>
    af4a:	ldr	r1, [r7, #8]
    af4c:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    af4e:	ldr	r3, [r7, #48]	; 0x30
    af50:	cmp.w	r8, #1
    af54:	add.w	r0, r6, sl
    af58:	ldr	r2, [r3, #40]	; 0x28
    af5a:	ldr	r3, [r7, #60]	; 0x3c
    af5c:	ldr	r3, [r3, #4]
    af5e:	add.w	r3, r3, r2, lsl #4
    af62:	ldrb	r2, [r3, #8]
    af64:	bne.w	ad12 <_ZdlPv@@Base+0x1776>
    af68:	b.n	aee0 <_ZdlPv@@Base+0x1944>
    af6a:	ldr	r3, [r7, #48]	; 0x30
    af6c:	cmp.w	r8, #1
    af70:	add.w	r0, r6, sl
    af74:	ldr	r2, [r3, #40]	; 0x28
    af76:	ldr	r3, [r7, #60]	; 0x3c
    af78:	ldr	r3, [r3, #4]
    af7a:	add.w	r3, r3, r2, lsl #4
    af7e:	ldrsb.w	r2, [r3, #8]
    af82:	bne.w	ad12 <_ZdlPv@@Base+0x1776>
    af86:	b.n	aee0 <_ZdlPv@@Base+0x1944>
    af88:	blt.w	ac2e <_ZdlPv@@Base+0x1692>
    af8c:	ldr	r3, [r7, #36]	; 0x24
    af8e:	mov.w	r9, r9, lsl #1
    af92:	cmp	r9, r3
    af94:	bcs.w	aae2 <_ZdlPv@@Base+0x1546>
    af98:	ldr	r3, [r7, #36]	; 0x24
    af9a:	adds	r3, #1
    af9c:	beq.w	ac2e <_ZdlPv@@Base+0x1692>
    afa0:	ldr.w	r9, [r7, #36]	; 0x24
    afa4:	b.n	aae2 <_ZdlPv@@Base+0x1546>
    afa6:	blt.w	ac2e <_ZdlPv@@Base+0x1692>
    afaa:	mov.w	r9, r9, lsl #1
    afae:	b.n	abc2 <_ZdlPv@@Base+0x1626>
    afb0:	ldr	r3, [r7, #64]	; 0x40
    afb2:	movs	r2, #76	; 0x4c
    afb4:	strb.w	r2, [r3], #1
    afb8:	str	r3, [r7, #64]	; 0x40
    afba:	b.n	aa6c <_ZdlPv@@Base+0x14d0>
    afbc:	blx	2e00 <__errno_location@plt>
    afc0:	str	r0, [r7, #56]	; 0x38
    afc2:	mov	r0, r5
    afc4:	blx	2bd4 <free@plt+0x4>
    afc8:	b.n	ac40 <_ZdlPv@@Base+0x16a4>
    afca:	cmp.w	r9, #4294967295	; 0xffffffff
    afce:	beq.w	ab46 <_ZdlPv@@Base+0x15aa>
    afd2:	mov	r5, r6
    afd4:	b.n	ac34 <_ZdlPv@@Base+0x1698>
    afd6:	mov	r1, r9
    afd8:	mov	r0, r6
    afda:	blx	2c9c <realloc@plt>
    afde:	cmp	r0, #0
    afe0:	beq.n	afd2 <_ZdlPv@@Base+0x1a36>
    afe2:	sub.w	r3, r9, sl
    afe6:	mov	r6, r0
    afe8:	str	r3, [r7, #68]	; 0x44
    afea:	b.n	ab46 <_ZdlPv@@Base+0x15aa>
    afec:	ldr	r3, [r7, #64]	; 0x40
    afee:	mov.w	r2, #0
    aff2:	strb	r2, [r3, #1]
    aff4:	b.n	ab46 <_ZdlPv@@Base+0x15aa>
    aff6:	sub.w	r3, r9, sl
    affa:	mov	r6, r0
    affc:	str	r3, [r7, #68]	; 0x44
    affe:	b.n	ab46 <_ZdlPv@@Base+0x15aa>
    b000:	ldr	r3, [r7, #32]
    b002:	ldr	r2, [r7, #52]	; 0x34
    b004:	str	r1, [r7, #4]
    b006:	ldr	r5, [r3, #4]
    b008:	ldr	r3, [r3, #0]
    b00a:	str	r2, [sp, #0]
    b00c:	movs	r2, #1
    b00e:	str	r5, [sp, #8]
    b010:	str	r3, [r7, #8]
    b012:	mov.w	r3, #4294967295	; 0xffffffff
    b016:	ldr	r5, [r7, #8]
    b018:	vstr	d7, [sp, #16]
    b01c:	str	r4, [sp, #24]
    b01e:	str	r5, [sp, #4]
    b020:	blx	2db4 <__snprintf_chk@plt>
    b024:	ldr	r1, [r7, #4]
    b026:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    b028:	ldr	r3, [r7, #32]
    b02a:	mov	r2, r8
    b02c:	str	r1, [r7, #4]
    b02e:	ldr	r5, [r3, #0]
    b030:	mov.w	r3, #4294967295	; 0xffffffff
    b034:	vstr	d7, [sp, #8]
    b038:	str	r4, [sp, #16]
    b03a:	str	r5, [r7, #8]
    b03c:	ldr	r5, [r7, #52]	; 0x34
    b03e:	str	r5, [sp, #0]
    b040:	ldr	r5, [r7, #8]
    b042:	str	r5, [sp, #4]
    b044:	blx	2db4 <__snprintf_chk@plt>
    b048:	ldr	r1, [r7, #4]
    b04a:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    b04c:	ldr	r3, [r7, #32]
    b04e:	mov	r2, fp
    b050:	str	r1, [r7, #4]
    b052:	ldr	r5, [r3, #4]
    b054:	ldr	r3, [r3, #0]
    b056:	str	r4, [sp, #24]
    b058:	str	r5, [sp, #8]
    b05a:	str	r3, [r7, #8]
    b05c:	mov	r3, ip
    b05e:	ldr	r5, [r7, #8]
    b060:	strd	r2, r3, [sp, #16]
    b064:	mov.w	r3, #4294967295	; 0xffffffff
    b068:	ldr	r2, [r7, #52]	; 0x34
    b06a:	str	r5, [sp, #4]
    b06c:	str	r2, [sp, #0]
    b06e:	movs	r2, #1
    b070:	blx	2db4 <__snprintf_chk@plt>
    b074:	ldr	r1, [r7, #4]
    b076:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    b078:	ldr	r3, [r7, #32]
    b07a:	mov	r2, r8
    b07c:	str	r1, [r7, #4]
    b07e:	ldr	r5, [r3, #0]
    b080:	mov.w	r3, #4294967295	; 0xffffffff
    b084:	str	r4, [sp, #16]
    b086:	strd	fp, ip, [sp, #8]
    b08a:	str	r5, [r7, #8]
    b08c:	ldr	r5, [r7, #52]	; 0x34
    b08e:	str	r5, [sp, #0]
    b090:	ldr	r5, [r7, #8]
    b092:	str	r5, [sp, #4]
    b094:	blx	2db4 <__snprintf_chk@plt>
    b098:	ldr	r1, [r7, #4]
    b09a:	b.n	ad30 <_ZdlPv@@Base+0x1794>
    b09c:	mov	r1, r9
    b09e:	mov	r0, r5
    b0a0:	blx	2c9c <realloc@plt>
    b0a4:	mov	r6, r0
    b0a6:	cmp	r0, #0
    b0a8:	bne.w	ab1c <_ZdlPv@@Base+0x1580>
    b0ac:	b.n	ac2e <_ZdlPv@@Base+0x1692>
    b0ae:	mov	r6, r5
    b0b0:	b.n	ab1c <_ZdlPv@@Base+0x1580>
    b0b2:	add.w	r4, sl, r3
    b0b6:	ldr	r3, [r7, #56]	; 0x38
    b0b8:	ldr.w	fp, [r7, #48]	; 0x30
    b0bc:	mov	r5, r6
    b0be:	mov	r2, r3
    b0c0:	ldr	r3, [r7, #12]
    b0c2:	str	r3, [r2, #0]
    b0c4:	b.n	ac0a <_ZdlPv@@Base+0x166e>
    b0c6:	ldr	r3, [r7, #40]	; 0x28
    b0c8:	cmp	r6, r3
    b0ca:	it	ne
    b0cc:	cmpne	r6, #0
    b0ce:	bne.n	b14c <_ZdlPv@@Base+0x1bb0>
    b0d0:	ldr	r3, [r7, #16]
    b0d2:	cbz	r3, b0da <_ZdlPv@@Base+0x1b3e>
    b0d4:	mov	r0, r3
    b0d6:	blx	2bd4 <free@plt+0x4>
    b0da:	ldr	r3, [r7, #28]
    b0dc:	ldr	r0, [r3, #4]
    b0de:	add.w	r3, r7, #224	; 0xe0
    b0e2:	cmp	r0, r3
    b0e4:	beq.n	b0ea <_ZdlPv@@Base+0x1b4e>
    b0e6:	blx	2bd4 <free@plt+0x4>
    b0ea:	ldr	r3, [r7, #60]	; 0x3c
    b0ec:	ldr	r0, [r3, #4]
    b0ee:	add.w	r3, r7, #96	; 0x60
    b0f2:	cmp	r0, r3
    b0f4:	beq.n	b0fa <_ZdlPv@@Base+0x1b5e>
    b0f6:	blx	2bd4 <free@plt+0x4>
    b0fa:	ldr	r2, [r7, #56]	; 0x38
    b0fc:	movs	r3, #75	; 0x4b
    b0fe:	movs	r5, #0
    b100:	str	r3, [r2, #0]
    b102:	b.n	ac72 <_ZdlPv@@Base+0x16d6>
    b104:	mov	r1, r9
    b106:	mov	r0, r5
    b108:	blx	2c9c <realloc@plt>
    b10c:	cmp	r0, #0
    b10e:	beq.w	afbc <_ZdlPv@@Base+0x1a20>
    b112:	mov	r5, r0
    b114:	b.n	ac04 <_ZdlPv@@Base+0x1668>
    b116:	mov	r5, r0
    b118:	b.n	a93e <_ZdlPv@@Base+0x13a2>
    b11a:	ldr	r0, [r3, #4]
    b11c:	add.w	r3, r7, #224	; 0xe0
    b120:	cmp	r0, r3
    b122:	beq.n	b128 <_ZdlPv@@Base+0x1b8c>
    b124:	blx	2bd4 <free@plt+0x4>
    b128:	ldr	r3, [r7, #60]	; 0x3c
    b12a:	ldr	r0, [r3, #4]
    b12c:	add.w	r3, r7, #96	; 0x60
    b130:	cmp	r0, r3
    b132:	beq.n	b138 <_ZdlPv@@Base+0x1b9c>
    b134:	blx	2bd4 <free@plt+0x4>
    b138:	blx	2e00 <__errno_location@plt>
    b13c:	movs	r5, #0
    b13e:	movs	r3, #22
    b140:	str	r3, [r0, #0]
    b142:	b.n	ac72 <_ZdlPv@@Base+0x16d6>
    b144:	mov	r0, r6
    b146:	blx	2bd4 <free@plt+0x4>
    b14a:	b.n	ae56 <_ZdlPv@@Base+0x18ba>
    b14c:	mov	r0, r6
    b14e:	blx	2bd4 <free@plt+0x4>
    b152:	b.n	b0d0 <_ZdlPv@@Base+0x1b34>
    b154:	mov	r5, r0
    b156:	b.n	ac04 <_ZdlPv@@Base+0x1668>
    b158:	movs	r4, #1
    b15a:	adds.w	r4, sl, r4
    b15e:	bcs.n	b228 <_ZdlPv@@Base+0x1c8c>
    b160:	cmp	r9, r4
    b162:	bcs.n	b1aa <_ZdlPv@@Base+0x1c0e>
    b164:	cmp.w	r9, #0
    b168:	bne.n	b20e <_ZdlPv@@Base+0x1c72>
    b16a:	cmp	r4, #12
    b16c:	it	ls
    b16e:	movls.w	r9, #12
    b172:	bhi.n	b21a <_ZdlPv@@Base+0x1c7e>
    b174:	ldr	r3, [r7, #40]	; 0x28
    b176:	subs	r6, r5, r3
    b178:	cmp	r5, r3
    b17a:	it	ne
    b17c:	cmpne	r5, #0
    b17e:	clz	r6, r6
    b182:	mov.w	r6, r6, lsr #5
    b186:	bne.n	b1fc <_ZdlPv@@Base+0x1c60>
    b188:	mov	r0, r9
    b18a:	blx	2d9c <malloc@plt>
    b18e:	cmp	r0, #0
    b190:	beq.w	ac2e <_ZdlPv@@Base+0x1692>
    b194:	cmp.w	sl, #0
    b198:	it	eq
    b19a:	moveq	r6, #0
    b19c:	cmp	r6, #0
    b19e:	beq.n	b224 <_ZdlPv@@Base+0x1c88>
    b1a0:	mov	r1, r5
    b1a2:	mov	r2, sl
    b1a4:	mov	r5, r0
    b1a6:	blx	2d84 <memcpy@plt>
    b1aa:	movs	r3, #0
    b1ac:	strb.w	r3, [r5, sl]
    b1b0:	ldr	r3, [r7, #40]	; 0x28
    b1b2:	cmp	r5, r3
    b1b4:	it	ne
    b1b6:	cmpne	r9, r4
    b1b8:	bhi.n	b1ec <_ZdlPv@@Base+0x1c50>
    b1ba:	ldr	r3, [r7, #16]
    b1bc:	cbz	r3, b1c4 <_ZdlPv@@Base+0x1c28>
    b1be:	mov	r0, r3
    b1c0:	blx	2bd4 <free@plt+0x4>
    b1c4:	ldr	r3, [r7, #28]
    b1c6:	ldr	r0, [r3, #4]
    b1c8:	add.w	r3, r7, #224	; 0xe0
    b1cc:	cmp	r0, r3
    b1ce:	beq.n	b1d4 <_ZdlPv@@Base+0x1c38>
    b1d0:	blx	2bd4 <free@plt+0x4>
    b1d4:	ldr	r3, [r7, #60]	; 0x3c
    b1d6:	ldr	r0, [r3, #4]
    b1d8:	add.w	r3, r7, #96	; 0x60
    b1dc:	cmp	r0, r3
    b1de:	beq.n	b1e4 <_ZdlPv@@Base+0x1c48>
    b1e0:	blx	2bd4 <free@plt+0x4>
    b1e4:	ldr	r3, [r7, #20]
    b1e6:	str.w	sl, [r3]
    b1ea:	b.n	ac72 <_ZdlPv@@Base+0x16d6>
    b1ec:	mov	r0, r5
    b1ee:	mov	r1, r4
    b1f0:	blx	2c9c <realloc@plt>
    b1f4:	cmp	r0, #0
    b1f6:	it	ne
    b1f8:	movne	r5, r0
    b1fa:	b.n	b1ba <_ZdlPv@@Base+0x1c1e>
    b1fc:	mov	r1, r9
    b1fe:	mov	r0, r5
    b200:	blx	2c9c <realloc@plt>
    b204:	cmp	r0, #0
    b206:	beq.w	afbc <_ZdlPv@@Base+0x1a20>
    b20a:	mov	r5, r0
    b20c:	b.n	b1aa <_ZdlPv@@Base+0x1c0e>
    b20e:	blt.w	ac2e <_ZdlPv@@Base+0x1692>
    b212:	mov.w	r9, r9, lsl #1
    b216:	cmp	r9, r4
    b218:	bcs.n	b174 <_ZdlPv@@Base+0x1bd8>
    b21a:	adds	r3, r4, #1
    b21c:	it	ne
    b21e:	movne	r9, r4
    b220:	bne.n	b174 <_ZdlPv@@Base+0x1bd8>
    b222:	b.n	ac2e <_ZdlPv@@Base+0x1692>
    b224:	mov	r5, r0
    b226:	b.n	b1aa <_ZdlPv@@Base+0x1c0e>
    b228:	cmp.w	r9, #4294967295	; 0xffffffff
    b22c:	beq.n	b1aa <_ZdlPv@@Base+0x1c0e>
    b22e:	b.n	ac2e <_ZdlPv@@Base+0x1692>
    b230:	blx	2cc4 <__stack_chk_fail@plt>
    b234:	blx	2c6c <abort@plt>
    b238:	strb	r0, [r5, r7]
    b23a:	movs	r1, r0
    b23c:	lsls	r0, r5, #4
    b23e:	movs	r0, r0
    b240:	str	r6, [r6, r6]
    b242:	movs	r1, r0
    b244:	ldrd	r3, r2, [r1]
    b248:	cmp	r3, #0
    b24a:	beq.n	b2e0 <_ZdlPv@@Base+0x1d44>
    b24c:	push	{r4, r5, r6, r7}
    b24e:	adds	r2, #8
    b250:	ldr	r5, [pc, #152]	; (b2ec <_ZdlPv@@Base+0x1d50>)
    b252:	movs	r4, #0
    b254:	ldr.w	ip, [pc, #152]	; b2f0 <_ZdlPv@@Base+0x1d54>
    b258:	add	r5, pc
    b25a:	add	ip, pc
    b25c:	ldr.w	r3, [r2, #-8]
    b260:	subs	r3, #1
    b262:	cmp	r3, #21
    b264:	bhi.n	b2e4 <_ZdlPv@@Base+0x1d48>
    b266:	tbb	[pc, r3]
    b26a:	movs	r2, #34	; 0x22
    b26c:	subs	r6, r3, #0
    b26e:	lsrs	r3, r1, #12
    b270:	lsrs	r3, r1, #12
    b272:	asrs	r6, r2, #24
    b274:	movs	r6, #38	; 0x26
    b276:	lsrs	r3, r1, #12
    b278:	adds	r5, #46	; 0x2e
    b27a:	lsrs	r3, r1, #12
    b27c:	lsrs	r3, r1, #12
    b27e:	lsrs	r3, r1, #12
    b280:	ldr.w	r3, [r0], #4
    b284:	str	r3, [r2, #0]
    b286:	ldr	r3, [r1, #0]
    b288:	adds	r4, #1
    b28a:	adds	r2, #16
    b28c:	cmp	r3, r4
    b28e:	bhi.n	b25c <_ZdlPv@@Base+0x1cc0>
    b290:	movs	r0, #0
    b292:	pop	{r4, r5, r6, r7}
    b294:	bx	lr
    b296:	adds	r0, #7
    b298:	bic.w	r0, r0, #7
    b29c:	ldrd	r6, r7, [r0], #8
    b2a0:	strd	r6, r7, [r2]
    b2a4:	b.n	b286 <_ZdlPv@@Base+0x1cea>
    b2a6:	ldr.w	r3, [r0], #4
    b2aa:	strh	r3, [r2, #0]
    b2ac:	b.n	b286 <_ZdlPv@@Base+0x1cea>
    b2ae:	ldr.w	r3, [r0], #4
    b2b2:	strb	r3, [r2, #0]
    b2b4:	b.n	b286 <_ZdlPv@@Base+0x1cea>
    b2b6:	adds	r0, #7
    b2b8:	bic.w	r0, r0, #7
    b2bc:	ldrd	r6, r7, [r0], #8
    b2c0:	strd	r6, r7, [r2]
    b2c4:	b.n	b286 <_ZdlPv@@Base+0x1cea>
    b2c6:	ldr.w	r3, [r0], #4
    b2ca:	cmp	r3, #0
    b2cc:	bne.n	b284 <_ZdlPv@@Base+0x1ce8>
    b2ce:	str.w	ip, [r2]
    b2d2:	b.n	b286 <_ZdlPv@@Base+0x1cea>
    b2d4:	ldr.w	r3, [r0], #4
    b2d8:	cmp	r3, #0
    b2da:	bne.n	b284 <_ZdlPv@@Base+0x1ce8>
    b2dc:	str	r5, [r2, #0]
    b2de:	b.n	b286 <_ZdlPv@@Base+0x1cea>
    b2e0:	movs	r0, #0
    b2e2:	bx	lr
    b2e4:	mov.w	r0, #4294967295	; 0xffffffff
    b2e8:	b.n	b292 <_ZdlPv@@Base+0x1cf6>
    b2ea:	nop
    b2ec:	adds	r3, #244	; 0xf4
    b2ee:	movs	r0, r0
    b2f0:	adds	r3, #234	; 0xea
    b2f2:	movs	r0, r0
    b2f4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b2f8:	mov	fp, r2
    b2fa:	sub	sp, #52	; 0x34
    b2fc:	movs	r2, #0
    b2fe:	mov	r3, r1
    b300:	mov	r7, r1
    b302:	mov	r8, r0
    b304:	mov	r0, fp
    b306:	str.w	r2, [r3], #16
    b30a:	movs	r1, #7
    b30c:	str	r3, [r7, #4]
    b30e:	mov	r6, r2
    b310:	str.w	r2, [r0], #8
    b314:	mov	sl, r2
    b316:	str	r1, [sp, #4]
    b318:	str	r2, [sp, #24]
    b31a:	strd	r0, r2, [sp, #8]
    b31e:	str	r2, [sp, #28]
    b320:	movw	r2, #39321	; 0x9999
    b324:	str	r1, [sp, #20]
    b326:	movt	r2, #6553	; 0x1999
    b32a:	movw	r1, #29789	; 0x745d
    b32e:	str	r3, [sp, #32]
    b330:	movt	r1, #1489	; 0x5d1
    b334:	str.w	r0, [fp, #4]
    b338:	str	r2, [sp, #36]	; 0x24
    b33a:	str	r1, [sp, #40]	; 0x28
    b33c:	b.n	b342 <_ZdlPv@@Base+0x1da6>
    b33e:	cmp	r0, #37	; 0x25
    b340:	beq.n	b364 <_ZdlPv@@Base+0x1dc8>
    b342:	mov	r2, r8
    b344:	ldrb.w	r0, [r8], #1
    b348:	mov	r5, r8
    b34a:	cmp	r0, #0
    b34c:	bne.n	b33e <_ZdlPv@@Base+0x1da2>
    b34e:	movs	r1, #44	; 0x2c
    b350:	mul.w	r1, r1, r6
    b354:	str	r2, [r3, r1]
    b356:	ldr	r3, [sp, #12]
    b358:	str	r3, [r7, #8]
    b35a:	ldr	r3, [sp, #24]
    b35c:	str	r3, [r7, #12]
    b35e:	add	sp, #52	; 0x34
    b360:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b364:	movs	r1, #44	; 0x2c
    b366:	mul.w	r0, r1, r6
    b36a:	mov.w	r1, #4294967295	; 0xffffffff
    b36e:	adds	r6, r3, r0
    b370:	str	r2, [r3, r0]
    b372:	strd	sl, sl, [r6, #8]
    b376:	str.w	sl, [r6, #16]
    b37a:	strd	sl, sl, [r6, #24]
    b37e:	str	r1, [r6, #20]
    b380:	str	r1, [r6, #32]
    b382:	str	r1, [r6, #40]	; 0x28
    b384:	ldrb.w	r4, [r8]
    b388:	sub.w	r0, r4, #48	; 0x30
    b38c:	uxtb	r3, r0
    b38e:	cmp	r3, #9
    b390:	bls.w	b702 <_ZdlPv@@Base+0x2166>
    b394:	mov.w	r9, #4294967295	; 0xffffffff
    b398:	b.n	b3be <_ZdlPv@@Base+0x1e22>
    b39a:	cmp	r4, #45	; 0x2d
    b39c:	beq.n	b3d0 <_ZdlPv@@Base+0x1e34>
    b39e:	cmp	r4, #43	; 0x2b
    b3a0:	beq.n	b3da <_ZdlPv@@Base+0x1e3e>
    b3a2:	cmp	r4, #32
    b3a4:	beq.n	b3e4 <_ZdlPv@@Base+0x1e48>
    b3a6:	cmp	r4, #35	; 0x23
    b3a8:	beq.n	b3ee <_ZdlPv@@Base+0x1e52>
    b3aa:	cmp	r4, #48	; 0x30
    b3ac:	beq.n	b3f8 <_ZdlPv@@Base+0x1e5c>
    b3ae:	cmp	r4, #73	; 0x49
    b3b0:	bne.n	b402 <_ZdlPv@@Base+0x1e66>
    b3b2:	ldr	r3, [r6, #8]
    b3b4:	orr.w	r3, r3, #64	; 0x40
    b3b8:	str	r3, [r6, #8]
    b3ba:	ldrb	r4, [r1, #0]
    b3bc:	mov	r5, r1
    b3be:	cmp	r4, #39	; 0x27
    b3c0:	add.w	r1, r5, #1
    b3c4:	bne.n	b39a <_ZdlPv@@Base+0x1dfe>
    b3c6:	ldr	r3, [r6, #8]
    b3c8:	orr.w	r3, r3, #1
    b3cc:	str	r3, [r6, #8]
    b3ce:	b.n	b3ba <_ZdlPv@@Base+0x1e1e>
    b3d0:	ldr	r3, [r6, #8]
    b3d2:	orr.w	r3, r3, #2
    b3d6:	str	r3, [r6, #8]
    b3d8:	b.n	b3ba <_ZdlPv@@Base+0x1e1e>
    b3da:	ldr	r3, [r6, #8]
    b3dc:	orr.w	r3, r3, #4
    b3e0:	str	r3, [r6, #8]
    b3e2:	b.n	b3ba <_ZdlPv@@Base+0x1e1e>
    b3e4:	ldr	r3, [r6, #8]
    b3e6:	orr.w	r3, r3, #8
    b3ea:	str	r3, [r6, #8]
    b3ec:	b.n	b3ba <_ZdlPv@@Base+0x1e1e>
    b3ee:	ldr	r3, [r6, #8]
    b3f0:	orr.w	r3, r3, #16
    b3f4:	str	r3, [r6, #8]
    b3f6:	b.n	b3ba <_ZdlPv@@Base+0x1e1e>
    b3f8:	ldr	r3, [r6, #8]
    b3fa:	orr.w	r3, r3, #32
    b3fe:	str	r3, [r6, #8]
    b400:	b.n	b3ba <_ZdlPv@@Base+0x1e1e>
    b402:	cmp	r4, #42	; 0x2a
    b404:	beq.w	b512 <_ZdlPv@@Base+0x1f76>
    b408:	sub.w	r3, r4, #48	; 0x30
    b40c:	cmp	r3, #9
    b40e:	bls.w	b91a <_ZdlPv@@Base+0x237e>
    b412:	cmp	r4, #46	; 0x2e
    b414:	beq.w	b5c2 <_ZdlPv@@Base+0x2026>
    b418:	adds	r5, #1
    b41a:	movs	r3, #0
    b41c:	movs	r1, #1
    b41e:	b.n	b424 <_ZdlPv@@Base+0x1e88>
    b420:	ldrb.w	r4, [r5], #1
    b424:	cmp	r4, #104	; 0x68
    b426:	mov	r8, r5
    b428:	ittt	eq
    b42a:	andeq.w	r2, r3, #1
    b42e:	lsleq.w	r2, r1, r2
    b432:	orreq	r3, r2
    b434:	beq.n	b420 <_ZdlPv@@Base+0x1e84>
    b436:	cmp	r4, #76	; 0x4c
    b438:	it	eq
    b43a:	orreq.w	r3, r3, #4
    b43e:	beq.n	b420 <_ZdlPv@@Base+0x1e84>
    b440:	cmp	r4, #108	; 0x6c
    b442:	it	eq
    b444:	addeq	r3, #8
    b446:	beq.n	b420 <_ZdlPv@@Base+0x1e84>
    b448:	cmp	r4, #106	; 0x6a
    b44a:	it	eq
    b44c:	addeq	r3, #16
    b44e:	beq.n	b420 <_ZdlPv@@Base+0x1e84>
    b450:	and.w	r2, r4, #223	; 0xdf
    b454:	cmp	r2, #90	; 0x5a
    b456:	beq.n	b420 <_ZdlPv@@Base+0x1e84>
    b458:	cmp	r4, #116	; 0x74
    b45a:	beq.n	b420 <_ZdlPv@@Base+0x1e84>
    b45c:	sub.w	r2, r4, #37	; 0x25
    b460:	cmp	r2, #83	; 0x53
    b462:	bhi.w	b752 <_ZdlPv@@Base+0x21b6>
    b466:	tbh	[pc, r2, lsl #1]
    b46a:	lsls	r6, r3, #4
    b46c:	lsls	r4, r6, #5
    b46e:	lsls	r4, r6, #5
    b470:	lsls	r4, r6, #5
    b472:	lsls	r4, r6, #5
    b474:	lsls	r4, r6, #5
    b476:	lsls	r4, r6, #5
    b478:	lsls	r4, r6, #5
    b47a:	lsls	r4, r6, #5
    b47c:	lsls	r4, r6, #5
    b47e:	lsls	r4, r6, #5
    b480:	lsls	r4, r6, #5
    b482:	lsls	r4, r6, #5
    b484:	lsls	r4, r6, #5
    b486:	lsls	r4, r6, #5
    b488:	lsls	r4, r6, #5
    b48a:	lsls	r4, r6, #5
    b48c:	lsls	r4, r6, #5
    b48e:	lsls	r4, r6, #5
    b490:	lsls	r4, r6, #5
    b492:	lsls	r4, r6, #5
    b494:	lsls	r4, r6, #5
    b496:	lsls	r4, r6, #5
    b498:	lsls	r4, r6, #5
    b49a:	lsls	r4, r6, #5
    b49c:	lsls	r4, r6, #5
    b49e:	lsls	r4, r6, #5
    b4a0:	lsls	r4, r6, #5
    b4a2:	lsls	r6, r3, #6
    b4a4:	lsls	r4, r6, #5
    b4a6:	lsls	r6, r3, #8
    b4a8:	lsls	r4, r6, #5
    b4aa:	lsls	r6, r3, #6
    b4ac:	lsls	r6, r3, #6
    b4ae:	lsls	r6, r3, #6
    b4b0:	lsls	r4, r6, #5
    b4b2:	lsls	r4, r6, #5
    b4b4:	lsls	r4, r6, #5
    b4b6:	lsls	r4, r6, #5
    b4b8:	lsls	r4, r6, #5
    b4ba:	lsls	r4, r6, #5
    b4bc:	lsls	r4, r6, #5
    b4be:	lsls	r4, r6, #5
    b4c0:	lsls	r4, r6, #5
    b4c2:	lsls	r4, r6, #5
    b4c4:	lsls	r4, r6, #5
    b4c6:	lsls	r1, r4, #11
    b4c8:	lsls	r4, r6, #5
    b4ca:	lsls	r4, r6, #5
    b4cc:	lsls	r4, r6, #5
    b4ce:	lsls	r4, r6, #5
    b4d0:	lsls	r6, r4, #7
    b4d2:	lsls	r4, r6, #5
    b4d4:	lsls	r4, r6, #5
    b4d6:	lsls	r4, r6, #5
    b4d8:	lsls	r4, r6, #5
    b4da:	lsls	r4, r6, #5
    b4dc:	lsls	r4, r6, #5
    b4de:	lsls	r4, r6, #5
    b4e0:	lsls	r4, r6, #5
    b4e2:	lsls	r6, r3, #6
    b4e4:	lsls	r4, r6, #5
    b4e6:	lsls	r0, r3, #8
    b4e8:	lsls	r7, r7, #7
    b4ea:	lsls	r6, r3, #6
    b4ec:	lsls	r6, r3, #6
    b4ee:	lsls	r6, r3, #6
    b4f0:	lsls	r4, r6, #5
    b4f2:	lsls	r7, r7, #7
    b4f4:	lsls	r4, r6, #5
    b4f6:	lsls	r4, r6, #5
    b4f8:	lsls	r4, r6, #5
    b4fa:	lsls	r4, r6, #5
    b4fc:	lsls	r3, r4, #3
    b4fe:	lsls	r6, r4, #7
    b500:	lsls	r6, r3, #11
    b502:	lsls	r4, r6, #5
    b504:	lsls	r4, r6, #5
    b506:	lsls	r2, r4, #8
    b508:	lsls	r4, r6, #5
    b50a:	lsls	r6, r4, #7
    b50c:	lsls	r4, r6, #5
    b50e:	lsls	r4, r6, #5
    b510:	lsls	r6, r4, #7
    b512:	ldr	r3, [sp, #12]
    b514:	str	r5, [r6, #12]
    b516:	str	r1, [r6, #16]
    b518:	cmp	r3, #1
    b51a:	ldrb	r2, [r5, #1]
    b51c:	it	cc
    b51e:	movcc	r3, #1
    b520:	str	r3, [sp, #12]
    b522:	subs	r2, #48	; 0x30
    b524:	uxtb	r3, r2
    b526:	cmp	r3, #9
    b528:	bls.w	b7e2 <_ZdlPv@@Base+0x2246>
    b52c:	ldr	r2, [sp, #28]
    b52e:	adds	r3, r2, #1
    b530:	str	r2, [r6, #20]
    b532:	adds	r2, #1
    b534:	beq.w	b752 <_ZdlPv@@Base+0x21b6>
    b538:	mov	r5, r1
    b53a:	ldr	r4, [sp, #28]
    b53c:	str	r3, [sp, #28]
    b53e:	ldr	r2, [sp, #4]
    b540:	ldr.w	r3, [fp, #4]
    b544:	cmp	r2, r4
    b546:	bhi.w	b9ec <_ZdlPv@@Base+0x2450>
    b54a:	ldr	r2, [sp, #4]
    b54c:	lsls	r2, r2, #1
    b54e:	str	r2, [sp, #4]
    b550:	cmp	r2, r4
    b552:	itt	ls
    b554:	addls	r2, r4, #1
    b556:	strls	r2, [sp, #4]
    b558:	ldr	r2, [sp, #4]
    b55a:	cmp.w	r2, #268435456	; 0x10000000
    b55e:	bcs.w	baa6 <_ZdlPv@@Base+0x250a>
    b562:	lsls	r1, r2, #4
    b564:	ldr	r2, [sp, #8]
    b566:	cmp	r2, r3
    b568:	beq.w	b9f2 <_ZdlPv@@Base+0x2456>
    b56c:	mov	r0, r3
    b56e:	blx	2c9c <realloc@plt>
    b572:	ldr.w	r1, [fp, #4]
    b576:	mov	r3, r0
    b578:	cmp	r0, #0
    b57a:	beq.w	baa4 <_ZdlPv@@Base+0x2508>
    b57e:	ldr	r0, [sp, #8]
    b580:	ldr.w	r2, [fp]
    b584:	cmp	r0, r1
    b586:	beq.w	ba04 <_ZdlPv@@Base+0x2468>
    b58a:	str.w	r3, [fp, #4]
    b58e:	cmp	r2, r4
    b590:	bhi.n	b5a8 <_ZdlPv@@Base+0x200c>
    b592:	sub.w	r0, r3, #16
    b596:	adds	r2, #1
    b598:	cmp	r2, r4
    b59a:	mov.w	r1, r2, lsl #4
    b59e:	str.w	sl, [r0, r1]
    b5a2:	bls.n	b596 <_ZdlPv@@Base+0x1ffa>
    b5a4:	str.w	r2, [fp]
    b5a8:	lsls	r4, r4, #4
    b5aa:	ldr	r2, [r3, r4]
    b5ac:	cmp	r2, #0
    b5ae:	bne.w	b948 <_ZdlPv@@Base+0x23ac>
    b5b2:	mov	r1, r5
    b5b4:	movs	r2, #5
    b5b6:	str	r2, [r3, r4]
    b5b8:	ldrb.w	r4, [r1], #1
    b5bc:	cmp	r4, #46	; 0x2e
    b5be:	bne.w	b418 <_ZdlPv@@Base+0x1e7c>
    b5c2:	ldrb	r3, [r5, #1]
    b5c4:	str	r5, [r6, #24]
    b5c6:	cmp	r3, #42	; 0x2a
    b5c8:	bne.w	b77e <_ZdlPv@@Base+0x21e2>
    b5cc:	ldr	r3, [sp, #24]
    b5ce:	adds	r1, r5, #2
    b5d0:	str	r1, [r6, #28]
    b5d2:	cmp	r3, #2
    b5d4:	mov	r8, r1
    b5d6:	it	cc
    b5d8:	movcc	r3, #2
    b5da:	str	r3, [sp, #24]
    b5dc:	ldrb	r3, [r5, #2]
    b5de:	subs	r3, #48	; 0x30
    b5e0:	uxtb	r2, r3
    b5e2:	cmp	r2, #9
    b5e4:	bls.w	ba46 <_ZdlPv@@Base+0x24aa>
    b5e8:	ldr	r4, [r6, #32]
    b5ea:	adds	r5, r4, #1
    b5ec:	beq.w	ba34 <_ZdlPv@@Base+0x2498>
    b5f0:	ldr	r2, [sp, #4]
    b5f2:	ldr.w	r3, [fp, #4]
    b5f6:	cmp	r2, r4
    b5f8:	bls.w	b9b0 <_ZdlPv@@Base+0x2414>
    b5fc:	ldr.w	r2, [fp]
    b600:	cmp	r2, r4
    b602:	bhi.n	b61a <_ZdlPv@@Base+0x207e>
    b604:	sub.w	r0, r3, #16
    b608:	adds	r2, #1
    b60a:	cmp	r2, r4
    b60c:	mov.w	r1, r2, lsl #4
    b610:	str.w	sl, [r0, r1]
    b614:	bls.n	b608 <_ZdlPv@@Base+0x206c>
    b616:	str.w	r2, [fp]
    b61a:	lsls	r4, r4, #4
    b61c:	ldr	r2, [r3, r4]
    b61e:	cmp	r2, #0
    b620:	bne.w	b9a2 <_ZdlPv@@Base+0x2406>
    b624:	movs	r2, #5
    b626:	mov	r5, r8
    b628:	str	r2, [r3, r4]
    b62a:	ldrb.w	r4, [r8]
    b62e:	b.n	b418 <_ZdlPv@@Base+0x1e7c>
    b630:	cmp	r3, #15
    b632:	bgt.w	ba1a <_ZdlPv@@Base+0x247e>
    b636:	lsls	r1, r3, #29
    b638:	bmi.w	ba1a <_ZdlPv@@Base+0x247e>
    b63c:	cmp	r3, #7
    b63e:	itt	gt
    b640:	movgt	r3, #21
    b642:	strgt	r3, [sp, #16]
    b644:	bgt.n	b65a <_ZdlPv@@Base+0x20be>
    b646:	lsls	r2, r3, #30
    b648:	itt	mi
    b64a:	movmi	r3, #18
    b64c:	strmi	r3, [sp, #16]
    b64e:	bmi.n	b65a <_ZdlPv@@Base+0x20be>
    b650:	and.w	r3, r3, #1
    b654:	rsb	r3, r3, #20
    b658:	str	r3, [sp, #16]
    b65a:	cmp.w	r9, #4294967295	; 0xffffffff
    b65e:	it	ne
    b660:	strne.w	r9, [r6, #40]	; 0x28
    b664:	beq.w	b906 <_ZdlPv@@Base+0x236a>
    b668:	ldr	r2, [sp, #4]
    b66a:	ldr.w	r3, [fp, #4]
    b66e:	cmp	r2, r9
    b670:	bls.w	b8ba <_ZdlPv@@Base+0x231e>
    b674:	ldr.w	r2, [fp]
    b678:	cmp	r2, r9
    b67a:	bhi.n	b692 <_ZdlPv@@Base+0x20f6>
    b67c:	sub.w	r0, r3, #16
    b680:	adds	r2, #1
    b682:	cmp	r2, r9
    b684:	mov.w	r1, r2, lsl #4
    b688:	str.w	sl, [r0, r1]
    b68c:	bls.n	b680 <_ZdlPv@@Base+0x20e4>
    b68e:	str.w	r2, [fp]
    b692:	mov.w	r9, r9, lsl #4
    b696:	ldr.w	r2, [r3, r9]
    b69a:	cmp	r2, #0
    b69c:	bne.w	b8fc <_ZdlPv@@Base+0x2360>
    b6a0:	ldr	r2, [sp, #16]
    b6a2:	str.w	r2, [r3, r9]
    b6a6:	strb.w	r4, [r6, #36]	; 0x24
    b6aa:	ldr	r3, [r7, #0]
    b6ac:	str	r5, [r6, #4]
    b6ae:	adds	r6, r3, #1
    b6b0:	ldr	r3, [sp, #20]
    b6b2:	str	r6, [r7, #0]
    b6b4:	cmp	r3, r6
    b6b6:	it	hi
    b6b8:	ldrhi	r3, [r7, #4]
    b6ba:	bhi.w	b342 <_ZdlPv@@Base+0x1da6>
    b6be:	ldr	r3, [sp, #20]
    b6c0:	cmp	r3, #0
    b6c2:	blt.w	bad0 <_ZdlPv@@Base+0x2534>
    b6c6:	ldr	r3, [sp, #20]
    b6c8:	ldr	r2, [sp, #40]	; 0x28
    b6ca:	cmp.w	r2, r3, lsl #1
    b6ce:	mov.w	r4, r3, lsl #1
    b6d2:	bcc.w	bad0 <_ZdlPv@@Base+0x2534>
    b6d6:	movs	r1, #88	; 0x58
    b6d8:	ldr	r5, [r7, #4]
    b6da:	mul.w	r1, r1, r3
    b6de:	ldr	r3, [sp, #32]
    b6e0:	cmp	r3, r5
    b6e2:	beq.n	b7c0 <_ZdlPv@@Base+0x2224>
    b6e4:	mov	r0, r5
    b6e6:	blx	2c9c <realloc@plt>
    b6ea:	mov	r3, r0
    b6ec:	cmp	r0, #0
    b6ee:	beq.w	bad0 <_ZdlPv@@Base+0x2534>
    b6f2:	ldrd	r6, r5, [r7]
    b6f6:	ldr	r2, [sp, #32]
    b6f8:	cmp	r2, r5
    b6fa:	beq.n	b7ce <_ZdlPv@@Base+0x2232>
    b6fc:	str	r4, [sp, #20]
    b6fe:	str	r3, [r7, #4]
    b700:	b.n	b342 <_ZdlPv@@Base+0x1da6>
    b702:	mov	r2, r8
    b704:	ldrb.w	r3, [r2, #1]!
    b708:	sub.w	r1, r3, #48	; 0x30
    b70c:	cmp	r1, #9
    b70e:	bls.n	b704 <_ZdlPv@@Base+0x2168>
    b710:	cmp	r3, #36	; 0x24
    b712:	bne.w	b394 <_ZdlPv@@Base+0x1df8>
    b716:	ldr	r5, [sp, #36]	; 0x24
    b718:	movs	r3, #0
    b71a:	movs	r1, #10
    b71c:	b.n	b726 <_ZdlPv@@Base+0x218a>
    b71e:	uxtb	r4, r0
    b720:	cmp	r4, #9
    b722:	bhi.w	ba92 <_ZdlPv@@Base+0x24f6>
    b726:	cmp	r3, r5
    b728:	mov	r2, r8
    b72a:	ite	ls
    b72c:	mulls	r3, r1
    b72e:	movhi.w	r3, #4294967295	; 0xffffffff
    b732:	adds.w	r9, r0, r3
    b736:	ldrb.w	r0, [r8, #1]
    b73a:	add.w	r8, r8, #1
    b73e:	sub.w	r0, r0, #48	; 0x30
    b742:	mov	r3, r9
    b744:	bcc.n	b71e <_ZdlPv@@Base+0x2182>
    b746:	uxtb	r4, r0
    b748:	mov.w	r3, #4294967295	; 0xffffffff
    b74c:	cmp	r4, #9
    b74e:	mov	r2, r8
    b750:	bls.n	b732 <_ZdlPv@@Base+0x2196>
    b752:	ldr.w	r3, [fp, #4]
    b756:	ldr	r2, [sp, #8]
    b758:	cmp	r2, r3
    b75a:	beq.n	b762 <_ZdlPv@@Base+0x21c6>
    b75c:	mov	r0, r3
    b75e:	blx	2bd4 <free@plt+0x4>
    b762:	ldr	r0, [r7, #4]
    b764:	ldr	r3, [sp, #32]
    b766:	cmp	r3, r0
    b768:	beq.n	b76e <_ZdlPv@@Base+0x21d2>
    b76a:	blx	2bd4 <free@plt+0x4>
    b76e:	blx	2e00 <__errno_location@plt>
    b772:	movs	r2, #22
    b774:	mov	r3, r0
    b776:	mov.w	r0, #4294967295	; 0xffffffff
    b77a:	str	r2, [r3, #0]
    b77c:	b.n	b35e <_ZdlPv@@Base+0x1dc2>
    b77e:	ldrb	r3, [r5, #1]
    b780:	subs	r3, #48	; 0x30
    b782:	cmp	r3, #9
    b784:	bhi.w	bae4 <_ZdlPv@@Base+0x2548>
    b788:	ldrb.w	r3, [r1, #1]!
    b78c:	subs	r3, #48	; 0x30
    b78e:	cmp	r3, #9
    b790:	bls.n	b788 <_ZdlPv@@Base+0x21ec>
    b792:	subs	r3, r1, r5
    b794:	mov	r5, r1
    b796:	ldr	r2, [sp, #24]
    b798:	str	r1, [r6, #28]
    b79a:	cmp	r2, r3
    b79c:	ldrb	r4, [r1, #0]
    b79e:	it	cc
    b7a0:	movcc	r2, r3
    b7a2:	str	r2, [sp, #24]
    b7a4:	b.n	b418 <_ZdlPv@@Base+0x1e7c>
    b7a6:	cmp	r3, #15
    b7a8:	itt	gt
    b7aa:	movgt	r3, #12
    b7ac:	strgt	r3, [sp, #16]
    b7ae:	bgt.w	b65a <_ZdlPv@@Base+0x20be>
    b7b2:	tst.w	r3, #4
    b7b6:	ite	ne
    b7b8:	movne	r3, #12
    b7ba:	moveq	r3, #11
    b7bc:	str	r3, [sp, #16]
    b7be:	b.n	b65a <_ZdlPv@@Base+0x20be>
    b7c0:	mov	r0, r1
    b7c2:	blx	2d9c <malloc@plt>
    b7c6:	mov	r3, r0
    b7c8:	cmp	r0, #0
    b7ca:	beq.w	b972 <_ZdlPv@@Base+0x23d6>
    b7ce:	movs	r2, #44	; 0x2c
    b7d0:	mov	r0, r3
    b7d2:	mul.w	r2, r2, r6
    b7d6:	mov	r1, r5
    b7d8:	blx	2d84 <memcpy@plt>
    b7dc:	ldr	r6, [r7, #0]
    b7de:	mov	r3, r0
    b7e0:	b.n	b6fc <_ZdlPv@@Base+0x2160>
    b7e2:	mov	r0, r1
    b7e4:	ldrb.w	r3, [r0, #1]!
    b7e8:	sub.w	r4, r3, #48	; 0x30
    b7ec:	cmp	r4, #9
    b7ee:	bls.n	b7e4 <_ZdlPv@@Base+0x2248>
    b7f0:	cmp	r3, #36	; 0x24
    b7f2:	bne.w	b52c <_ZdlPv@@Base+0x1f90>
    b7f6:	mov	r3, r1
    b7f8:	movs	r0, #10
    b7fa:	movs	r1, #0
    b7fc:	b.n	b80a <_ZdlPv@@Base+0x226e>
    b7fe:	uxtb.w	ip, r2
    b802:	cmp.w	ip, #9
    b806:	bhi.w	bad6 <_ZdlPv@@Base+0x253a>
    b80a:	ldr	r4, [sp, #36]	; 0x24
    b80c:	mov	r5, r3
    b80e:	cmp	r1, r4
    b810:	ite	ls
    b812:	mulls	r1, r0
    b814:	movhi.w	r1, #4294967295	; 0xffffffff
    b818:	adds	r4, r2, r1
    b81a:	ldrb	r2, [r3, #1]
    b81c:	add.w	r3, r3, #1
    b820:	sub.w	r2, r2, #48	; 0x30
    b824:	mov	r1, r4
    b826:	bcc.n	b7fe <_ZdlPv@@Base+0x2262>
    b828:	uxtb	r4, r2
    b82a:	mov.w	r1, #4294967295	; 0xffffffff
    b82e:	cmp	r4, #9
    b830:	mov	r5, r3
    b832:	bls.n	b818 <_ZdlPv@@Base+0x227c>
    b834:	b.n	b752 <_ZdlPv@@Base+0x21b6>
    b836:	cmp	r3, #15
    b838:	bgt.w	ba14 <_ZdlPv@@Base+0x2478>
    b83c:	lsls	r2, r3, #29
    b83e:	bmi.w	ba14 <_ZdlPv@@Base+0x2478>
    b842:	cmp	r3, #7
    b844:	itt	gt
    b846:	movgt	r3, #8
    b848:	strgt	r3, [sp, #16]
    b84a:	bgt.w	b65a <_ZdlPv@@Base+0x20be>
    b84e:	lsls	r0, r3, #30
    b850:	itt	mi
    b852:	movmi	r3, #2
    b854:	strmi	r3, [sp, #16]
    b856:	bmi.w	b65a <_ZdlPv@@Base+0x20be>
    b85a:	tst.w	r3, #1
    b85e:	ite	ne
    b860:	movne	r3, #4
    b862:	moveq	r3, #6
    b864:	str	r3, [sp, #16]
    b866:	b.n	b65a <_ZdlPv@@Base+0x20be>
    b868:	cmp	r3, #15
    b86a:	bgt.w	ba20 <_ZdlPv@@Base+0x2484>
    b86e:	lsls	r0, r3, #29
    b870:	bmi.w	ba20 <_ZdlPv@@Base+0x2484>
    b874:	cmp	r3, #7
    b876:	itt	gt
    b878:	movgt	r3, #7
    b87a:	strgt	r3, [sp, #16]
    b87c:	bgt.w	b65a <_ZdlPv@@Base+0x20be>
    b880:	lsls	r1, r3, #30
    b882:	itt	mi
    b884:	movmi	r3, #1
    b886:	strmi	r3, [sp, #16]
    b888:	bmi.w	b65a <_ZdlPv@@Base+0x20be>
    b88c:	tst.w	r3, #1
    b890:	ite	ne
    b892:	movne	r3, #3
    b894:	moveq	r3, #5
    b896:	str	r3, [sp, #16]
    b898:	b.n	b65a <_ZdlPv@@Base+0x20be>
    b89a:	cmp	r3, #7
    b89c:	ite	gt
    b89e:	movgt	r3, #14
    b8a0:	movle	r3, #13
    b8a2:	str	r3, [sp, #16]
    b8a4:	b.n	b65a <_ZdlPv@@Base+0x20be>
    b8a6:	movs	r3, #14
    b8a8:	movs	r4, #99	; 0x63
    b8aa:	str	r3, [sp, #16]
    b8ac:	b.n	b65a <_ZdlPv@@Base+0x20be>
    b8ae:	cmp	r3, #7
    b8b0:	ite	gt
    b8b2:	movgt	r3, #16
    b8b4:	movle	r3, #15
    b8b6:	str	r3, [sp, #16]
    b8b8:	b.n	b65a <_ZdlPv@@Base+0x20be>
    b8ba:	ldr	r2, [sp, #4]
    b8bc:	lsls	r2, r2, #1
    b8be:	str	r2, [sp, #4]
    b8c0:	cmp	r2, r9
    b8c2:	itt	ls
    b8c4:	addls.w	r2, r9, #1
    b8c8:	strls	r2, [sp, #4]
    b8ca:	ldr	r2, [sp, #4]
    b8cc:	cmp.w	r2, #268435456	; 0x10000000
    b8d0:	bcs.w	baa6 <_ZdlPv@@Base+0x250a>
    b8d4:	lsls	r1, r2, #4
    b8d6:	ldr	r2, [sp, #8]
    b8d8:	cmp	r2, r3
    b8da:	beq.n	b956 <_ZdlPv@@Base+0x23ba>
    b8dc:	mov	r0, r3
    b8de:	blx	2c9c <realloc@plt>
    b8e2:	mov	r3, r0
    b8e4:	cmp	r0, #0
    b8e6:	beq.w	bad0 <_ZdlPv@@Base+0x2534>
    b8ea:	ldr.w	r2, [fp, #4]
    b8ee:	ldr	r1, [sp, #8]
    b8f0:	cmp	r1, r2
    b8f2:	beq.w	bafe <_ZdlPv@@Base+0x2562>
    b8f6:	str.w	r3, [fp, #4]
    b8fa:	b.n	b674 <_ZdlPv@@Base+0x20d8>
    b8fc:	ldr	r1, [sp, #16]
    b8fe:	cmp	r2, r1
    b900:	beq.w	b6a6 <_ZdlPv@@Base+0x210a>
    b904:	b.n	b756 <_ZdlPv@@Base+0x21ba>
    b906:	ldr	r2, [sp, #28]
    b908:	adds	r3, r2, #1
    b90a:	str	r2, [r6, #40]	; 0x28
    b90c:	adds	r2, #1
    b90e:	beq.w	b752 <_ZdlPv@@Base+0x21b6>
    b912:	ldr.w	r9, [sp, #28]
    b916:	str	r3, [sp, #28]
    b918:	b.n	b668 <_ZdlPv@@Base+0x20cc>
    b91a:	str	r5, [r6, #12]
    b91c:	mov	r0, r5
    b91e:	ldrb	r3, [r5, #0]
    b920:	subs	r3, #48	; 0x30
    b922:	cmp	r3, #9
    b924:	bhi.n	b934 <_ZdlPv@@Base+0x2398>
    b926:	mov	r3, r0
    b928:	ldrb.w	r2, [r0, #1]!
    b92c:	subs	r2, #48	; 0x30
    b92e:	cmp	r2, #9
    b930:	bls.n	b926 <_ZdlPv@@Base+0x238a>
    b932:	adds	r1, r3, #2
    b934:	ldr	r3, [sp, #12]
    b936:	subs	r5, r0, r5
    b938:	str	r0, [r6, #16]
    b93a:	cmp	r3, r5
    b93c:	ldrb	r4, [r0, #0]
    b93e:	it	cc
    b940:	movcc	r3, r5
    b942:	mov	r5, r0
    b944:	str	r3, [sp, #12]
    b946:	b.n	b412 <_ZdlPv@@Base+0x1e76>
    b948:	cmp	r2, #5
    b94a:	bne.w	b756 <_ZdlPv@@Base+0x21ba>
    b94e:	mov	r1, r5
    b950:	ldrb.w	r4, [r1], #1
    b954:	b.n	b412 <_ZdlPv@@Base+0x1e76>
    b956:	mov	r0, r1
    b958:	str	r3, [sp, #44]	; 0x2c
    b95a:	blx	2d9c <malloc@plt>
    b95e:	ldr	r3, [sp, #44]	; 0x2c
    b960:	cbz	r0, b982 <_ZdlPv@@Base+0x23e6>
    b962:	ldr.w	r2, [fp]
    b966:	mov	r1, r3
    b968:	lsls	r2, r2, #4
    b96a:	blx	2d84 <memcpy@plt>
    b96e:	mov	r3, r0
    b970:	b.n	b8f6 <_ZdlPv@@Base+0x235a>
    b972:	ldr.w	r3, [fp, #4]
    b976:	ldr	r2, [sp, #8]
    b978:	cmp	r2, r3
    b97a:	beq.n	b98e <_ZdlPv@@Base+0x23f2>
    b97c:	mov	r0, r3
    b97e:	blx	2bd4 <free@plt+0x4>
    b982:	ldr	r0, [r7, #4]
    b984:	ldr	r3, [sp, #32]
    b986:	cmp	r3, r0
    b988:	beq.n	b98e <_ZdlPv@@Base+0x23f2>
    b98a:	blx	2bd4 <free@plt+0x4>
    b98e:	blx	2e00 <__errno_location@plt>
    b992:	movs	r2, #12
    b994:	mov	r3, r0
    b996:	mov.w	r0, #4294967295	; 0xffffffff
    b99a:	str	r2, [r3, #0]
    b99c:	add	sp, #52	; 0x34
    b99e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b9a2:	cmp	r2, #5
    b9a4:	bne.w	b756 <_ZdlPv@@Base+0x21ba>
    b9a8:	ldrb.w	r4, [r8]
    b9ac:	mov	r5, r8
    b9ae:	b.n	b418 <_ZdlPv@@Base+0x1e7c>
    b9b0:	ldr	r2, [sp, #4]
    b9b2:	lsls	r2, r2, #1
    b9b4:	str	r2, [sp, #4]
    b9b6:	cmp	r2, r4
    b9b8:	itt	ls
    b9ba:	addls	r2, r4, #1
    b9bc:	strls	r2, [sp, #4]
    b9be:	ldr	r2, [sp, #4]
    b9c0:	cmp.w	r2, #268435456	; 0x10000000
    b9c4:	bcs.n	baa6 <_ZdlPv@@Base+0x250a>
    b9c6:	lsls	r1, r2, #4
    b9c8:	ldr	r2, [sp, #8]
    b9ca:	cmp	r2, r3
    b9cc:	beq.n	bab0 <_ZdlPv@@Base+0x2514>
    b9ce:	mov	r0, r3
    b9d0:	blx	2c9c <realloc@plt>
    b9d4:	mov	r3, r0
    b9d6:	cmp	r0, #0
    b9d8:	beq.n	bad0 <_ZdlPv@@Base+0x2534>
    b9da:	ldr.w	r2, [fp, #4]
    b9de:	ldr	r1, [sp, #8]
    b9e0:	cmp	r1, r2
    b9e2:	beq.w	bafa <_ZdlPv@@Base+0x255e>
    b9e6:	str.w	r3, [fp, #4]
    b9ea:	b.n	b5fc <_ZdlPv@@Base+0x2060>
    b9ec:	ldr.w	r2, [fp]
    b9f0:	b.n	b58e <_ZdlPv@@Base+0x1ff2>
    b9f2:	mov	r0, r1
    b9f4:	blx	2d9c <malloc@plt>
    b9f8:	cmp	r0, #0
    b9fa:	beq.n	b982 <_ZdlPv@@Base+0x23e6>
    b9fc:	ldr.w	r2, [fp]
    ba00:	mov	r3, r0
    ba02:	ldr	r1, [sp, #8]
    ba04:	lsls	r2, r2, #4
    ba06:	mov	r0, r3
    ba08:	blx	2d84 <memcpy@plt>
    ba0c:	ldr.w	r2, [fp]
    ba10:	mov	r3, r0
    ba12:	b.n	b58a <_ZdlPv@@Base+0x1fee>
    ba14:	movs	r3, #10
    ba16:	str	r3, [sp, #16]
    ba18:	b.n	b65a <_ZdlPv@@Base+0x20be>
    ba1a:	movs	r3, #22
    ba1c:	str	r3, [sp, #16]
    ba1e:	b.n	b65a <_ZdlPv@@Base+0x20be>
    ba20:	movs	r3, #9
    ba22:	str	r3, [sp, #16]
    ba24:	b.n	b65a <_ZdlPv@@Base+0x20be>
    ba26:	movs	r3, #17
    ba28:	str	r3, [sp, #16]
    ba2a:	b.n	b65a <_ZdlPv@@Base+0x20be>
    ba2c:	movs	r3, #16
    ba2e:	movs	r4, #115	; 0x73
    ba30:	str	r3, [sp, #16]
    ba32:	b.n	b65a <_ZdlPv@@Base+0x20be>
    ba34:	ldr	r2, [sp, #28]
    ba36:	adds	r3, r2, #1
    ba38:	str	r2, [r6, #32]
    ba3a:	adds	r2, #1
    ba3c:	beq.w	b752 <_ZdlPv@@Base+0x21b6>
    ba40:	ldr	r4, [sp, #28]
    ba42:	str	r3, [sp, #28]
    ba44:	b.n	b5f0 <_ZdlPv@@Base+0x2054>
    ba46:	mov	r0, r1
    ba48:	ldrb.w	r2, [r0, #1]!
    ba4c:	sub.w	r4, r2, #48	; 0x30
    ba50:	cmp	r4, #9
    ba52:	bls.n	ba48 <_ZdlPv@@Base+0x24ac>
    ba54:	cmp	r2, #36	; 0x24
    ba56:	bne.w	b5e8 <_ZdlPv@@Base+0x204c>
    ba5a:	movs	r2, #0
    ba5c:	movs	r0, #10
    ba5e:	b.n	ba66 <_ZdlPv@@Base+0x24ca>
    ba60:	uxtb	r5, r3
    ba62:	cmp	r5, #9
    ba64:	bhi.n	baea <_ZdlPv@@Base+0x254e>
    ba66:	ldr	r4, [sp, #36]	; 0x24
    ba68:	mov	ip, r1
    ba6a:	cmp	r2, r4
    ba6c:	ite	ls
    ba6e:	mulls	r2, r0
    ba70:	movhi.w	r2, #4294967295	; 0xffffffff
    ba74:	adds	r4, r3, r2
    ba76:	ldrb	r3, [r1, #1]
    ba78:	add.w	r1, r1, #1
    ba7c:	sub.w	r3, r3, #48	; 0x30
    ba80:	mov	r2, r4
    ba82:	bcc.n	ba60 <_ZdlPv@@Base+0x24c4>
    ba84:	uxtb	r4, r3
    ba86:	mov.w	r2, #4294967295	; 0xffffffff
    ba8a:	cmp	r4, #9
    ba8c:	mov	ip, r1
    ba8e:	bls.n	ba74 <_ZdlPv@@Base+0x24d8>
    ba90:	b.n	b752 <_ZdlPv@@Base+0x21b6>
    ba92:	add.w	r9, r9, #4294967295	; 0xffffffff
    ba96:	cmn.w	r9, #3
    ba9a:	bhi.w	b752 <_ZdlPv@@Base+0x21b6>
    ba9e:	ldrb	r4, [r2, #2]
    baa0:	adds	r5, r2, #2
    baa2:	b.n	b3be <_ZdlPv@@Base+0x1e22>
    baa4:	mov	r3, r1
    baa6:	ldr	r2, [sp, #8]
    baa8:	cmp	r2, r3
    baaa:	bne.w	b97c <_ZdlPv@@Base+0x23e0>
    baae:	b.n	b982 <_ZdlPv@@Base+0x23e6>
    bab0:	mov	r0, r1
    bab2:	str	r3, [sp, #16]
    bab4:	blx	2d9c <malloc@plt>
    bab8:	ldr	r3, [sp, #16]
    baba:	cmp	r0, #0
    babc:	beq.w	b982 <_ZdlPv@@Base+0x23e6>
    bac0:	ldr.w	r2, [fp]
    bac4:	mov	r1, r3
    bac6:	lsls	r2, r2, #4
    bac8:	blx	2d84 <memcpy@plt>
    bacc:	mov	r3, r0
    bace:	b.n	b9e6 <_ZdlPv@@Base+0x244a>
    bad0:	ldr.w	r3, [fp, #4]
    bad4:	b.n	baa6 <_ZdlPv@@Base+0x250a>
    bad6:	subs	r4, #1
    bad8:	adds	r2, r4, #3
    bada:	bhi.w	b752 <_ZdlPv@@Base+0x21b6>
    bade:	adds	r5, #2
    bae0:	str	r4, [r6, #20]
    bae2:	b.n	b53e <_ZdlPv@@Base+0x1fa2>
    bae4:	mov	r5, r1
    bae6:	movs	r3, #1
    bae8:	b.n	b796 <_ZdlPv@@Base+0x21fa>
    baea:	subs	r4, #1
    baec:	adds	r3, r4, #3
    baee:	bhi.w	b752 <_ZdlPv@@Base+0x21b6>
    baf2:	add.w	r8, ip, #2
    baf6:	str	r4, [r6, #32]
    baf8:	b.n	b5f0 <_ZdlPv@@Base+0x2054>
    bafa:	mov	r3, r1
    bafc:	b.n	bac0 <_ZdlPv@@Base+0x2524>
    bafe:	mov	r3, r1
    bb00:	b.n	b962 <_ZdlPv@@Base+0x23c6>
    bb02:	nop
    bb04:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    bb08:	mov	r7, r0
    bb0a:	ldr	r6, [pc, #48]	; (bb3c <_ZdlPv@@Base+0x25a0>)
    bb0c:	mov	r8, r1
    bb0e:	ldr	r5, [pc, #48]	; (bb40 <_ZdlPv@@Base+0x25a4>)
    bb10:	mov	r9, r2
    bb12:	add	r6, pc
    bb14:	blx	2b88 <__aeabi_atexit@plt-0x20>
    bb18:	add	r5, pc
    bb1a:	subs	r6, r6, r5
    bb1c:	asrs	r6, r6, #2
    bb1e:	beq.n	bb36 <_ZdlPv@@Base+0x259a>
    bb20:	subs	r5, #4
    bb22:	movs	r4, #0
    bb24:	ldr.w	r3, [r5, #4]!
    bb28:	adds	r4, #1
    bb2a:	mov	r2, r9
    bb2c:	mov	r1, r8
    bb2e:	mov	r0, r7
    bb30:	blx	r3
    bb32:	cmp	r6, r4
    bb34:	bne.n	bb24 <_ZdlPv@@Base+0x2588>
    bb36:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bb3a:	nop
    bb3c:	adcs	r6, r4
    bb3e:	movs	r1, r0
    bb40:	asrs	r4, r6
    bb42:	movs	r1, r0
    bb44:	bx	lr
    bb46:	nop
    bb48:	b.w	4f38 <__printf_chk@plt+0x2058>

Disassembly of section .fini:

0000bb4c <.fini>:
    bb4c:	push	{r3, lr}
    bb50:	pop	{r3, pc}
