// Seed: 2605687138
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_1), .id_1(id_6["" : 1]), .id_2(1), .id_3(1'b0)
  ); module_0();
endmodule
module module_2 (
    inout tri0  id_0,
    input tri   id_1
    , id_5,
    input tri0  id_2,
    input uwire id_3
    , id_6
);
  assign id_5[1 : 1] = 1;
  module_0();
endmodule
