var searchData=
[
  ['c',['c',['../namespacesylva_1_1code__generation_1_1floorplanner.html#a5ed98e48cee4fdb98cc0772655281931',1,'sylva::code_generation::floorplanner']]],
  ['canvas_5fplot',['canvas_plot',['../namespacesylva_1_1misc_1_1plot.html#a405ea3f626f2fbeea085e412f742ce68',1,'sylva::misc::plot']]],
  ['ceil',['ceil',['../namespacesylva_1_1misc_1_1util.html#ae24a7e9d1f4709e04a181e488d3e7e96',1,'sylva::misc::util']]],
  ['ceil_5fin_5flist',['ceil_in_list',['../namespacesylva_1_1dse_1_1dse__engine__v1.html#af190117e4402a059bd348c6909abada2',1,'sylva::dse::dse_engine_v1']]],
  ['center',['center',['../classsylva_1_1misc_1_1plot_1_1rectangle.html#a0466258315b096cd7f4e1918a1007488',1,'sylva::misc::plot::rectangle']]],
  ['cgra',['cgra',['../classsylva_1_1base_1_1cgra_1_1cgra.html',1,'sylva.base.cgra.cgra'],['../classsylva_1_1code__generation_1_1floorplanner_1_1floorplanner.html#a74fc856bba52dfcaf42cac8f6e699f2f',1,'sylva.code_generation.floorplanner.floorplanner.cgra()'],['../classsylva_1_1dse_1_1dse_1_1design__specification.html#af2a020bde2455890f0bafc6519b65712',1,'sylva.dse.dse.design_specification.cgra()']]],
  ['cgra_2epy',['cgra.py',['../cgra_8py.html',1,'']]],
  ['chunks',['chunks',['../namespacesylva_1_1misc_1_1util.html#aa202ba520fb5e2daa064c4379aeeb5cf',1,'sylva::misc::util']]],
  ['clean_5fcommand',['clean_command',['../namespacesylva_1_1misc_1_1exec.html#a57af053cb45645bf285643c3a4f449f4',1,'sylva::misc::exec']]],
  ['clean_5fvhdl_5fsource',['clean_vhdl_source',['../classsylva_1_1misc_1_1vhdl__ulti_1_1_v_h_d_l.html#a9069beffb43ba444c7aa61902dcff236',1,'sylva::misc::vhdl_ulti::VHDL']]],
  ['clk',['clk',['../namespacesylva_1_1code__generation_1_1vhdl__types.html#a46ca649e36cf067a6e5140e7173b3c39',1,'sylva::code_generation::vhdl_types']]],
  ['clone',['clone',['../classsylva_1_1base_1_1fimp_1_1fimp.html#a3a158e5ef136d9a8bf4a8d2e14f7b042',1,'sylva.base.fimp.fimp.clone()'],['../classsylva_1_1base_1_1sdf_1_1_port.html#ad0192710d76f8b2b3fefeef6e49f49bd',1,'sylva.base.sdf.Port.clone()'],['../classsylva_1_1base_1_1sdf_1_1edge.html#a1b17c24443ba7f3dc4b81c4a73ebe699',1,'sylva.base.sdf.edge.clone()'],['../classsylva_1_1base_1_1sdf_1_1actor.html#a366534a2c6988eb885d89b7259c5b411',1,'sylva.base.sdf.actor.clone()'],['../classsylva_1_1base_1_1sylva__base_1_1_s_y_l_v_a_base.html#a1597b4594cb73e0fa2597742239660f5',1,'sylva.base.sylva_base.SYLVABase.clone()']]],
  ['cls_5fcommand',['cls_command',['../namespacesylva_1_1misc_1_1exec.html#aef271c6d1dab8f9f3e66ab76cdecbf42',1,'sylva::misc::exec']]],
  ['cmd',['cmd',['../namespacesylva_1_1misc_1_1exec.html#a49db5f46508c96872b9fd91c17271a25',1,'sylva::misc::exec']]],
  ['cmds',['cmds',['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#a86d2cf84dd00495fbaf03c3fa73f7d2a',1,'sylva.misc.exec.SYLVA.cmds()'],['../namespacesylva_1_1misc_1_1exec.html#a4c36666d7d4852a6684f769a8bc916f4',1,'sylva.misc.exec.cmds()']]],
  ['code_5ftemplate',['code_template',['../classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1template.html#a3eb675d502d5f289d057ae53326b69e0',1,'sylva.code_generation.sylva_fimp_lib.template.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1buffer__control.html#a42afe3af4e071c813351873cb6e316df',1,'sylva.code_generation.sylva_default_fimp.vhdl.buffer_control.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1counter.html#a9d13c9bdcdb9b801c32f06372b43b766',1,'sylva.code_generation.sylva_default_fimp.vhdl.counter.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1fimp__control.html#aefb2de2649d3e3105eac829de335e988',1,'sylva.code_generation.sylva_default_fimp.vhdl.fimp_control.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1fsm.html#a75560ab27f571103e8d8a3b24cebddb8',1,'sylva.code_generation.sylva_default_fimp.vhdl.fsm.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1input__selector.html#abf41616a9b9340b79fce8766be87fb52',1,'sylva.code_generation.sylva_default_fimp.vhdl.input_selector.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1output__buffer.html#ab6b2d6fded8bc3e5835345d3ea40457f',1,'sylva.code_generation.sylva_default_fimp.vhdl.output_buffer.code_template()'],['../namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1output__selector.html#a0738ed23c1af862d7e3f98c62afbbff2',1,'sylva.code_generation.sylva_default_fimp.vhdl.output_selector.code_template()']]],
  ['command',['command',['../namespacesylva_1_1misc_1_1tcl__parser.html#a5c0cde73a595ea661179ea225ff2ceba',1,'sylva::misc::tcl_parser']]],
  ['communication_5fcost',['communication_cost',['../classsylva_1_1code__generation_1_1floorplanner_1_1floorplanner.html#ae89f7aced7d800c839f2b765ccef8e17',1,'sylva::code_generation::floorplanner::floorplanner']]],
  ['comp_5fedge',['comp_edge',['../namespacesylva_1_1glic_1_1glic.html#aa441c66a03eed575ba427151f3567a0e',1,'sylva::glic::glic']]],
  ['component',['component',['../namespacesylva_1_1code__generation_1_1vhdl__templates.html#a65130034af5ea62c012dd84afaedcc34',1,'sylva::code_generation::vhdl_templates']]],
  ['computation',['computation',['../classsylva_1_1base_1_1fimp_1_1fimp.html#aa96a232d193bcdf9f2048d4d346f906e',1,'sylva.base.fimp.fimp.computation()'],['../namespacesylva_1_1glic_1_1glic.html#a7ed9d88425bdb7584d63853dc31381f2',1,'sylva.glic.glic.COMPUTATION()']]],
  ['computation_5fphase',['computation_phase',['../classsylva_1_1base_1_1fimp_1_1fimp.html#abeca9fa8599aa0b8a3dea1925d8f09b2',1,'sylva.base.fimp.fimp.computation_phase(self)'],['../classsylva_1_1base_1_1fimp_1_1fimp.html#a92fa2219d6caa3808d89a8d0a5734a7b',1,'sylva.base.fimp.fimp.computation_phase(self, value)']]],
  ['conditions',['conditions',['../classsylva_1_1code__generation_1_1air_1_1_control_map.html#ada7c102a2016403651c51193ba94dbc7',1,'sylva::code_generation::air::ControlMap']]],
  ['connect',['connect',['../namespacesylva_1_1base_1_1sdf.html#a0c4055dfc61c95b2f23e5a5dba353302',1,'sylva::base::sdf']]],
  ['connect_5fglobal_5finputs',['connect_global_inputs',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a4a40923ef153cf1f1a9da0c742b2e542',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['connect_5fone_5fedge',['connect_one_edge',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5976ee6a55f22e1fc1e9fc87bac3ea62',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['constraint',['constraint',['../classsylva_1_1dse_1_1dse_1_1system__model.html#a3275b1b0df6c3c2d16668210db33e644',1,'sylva.dse.dse.system_model.constraint()'],['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#adb572d8fd16282e0ccdb3c5a918c8215',1,'sylva.misc.exec.SYLVA.constraint()'],['../namespacesylva_1_1misc_1_1tcl__parser.html#aca4985821c9124374a17c708bfcf6277',1,'sylva.misc.tcl_parser.constraint()']]],
  ['constraint_5fname',['constraint_name',['../namespacesylva_1_1misc_1_1tcl__parser.html#a0e59a913865b08b792584c609dd496c1',1,'sylva::misc::tcl_parser']]],
  ['constraints',['constraints',['../namespacesylva_1_1misc_1_1tcl__parser.html#ab38ad19d9c0cfc5c8f60d8cabbdeb0e5',1,'sylva::misc::tcl_parser']]],
  ['control',['control',['../classsylva_1_1glic_1_1glic_1_1control.html',1,'sylva::glic::glic']]],
  ['control_5fcommands',['control_commands',['../namespacesylva_1_1misc_1_1exec.html#ad240a67608e9c967e361585ab8412a98',1,'sylva::misc::exec']]],
  ['control_5fport',['control_port',['../classsylva_1_1code__generation_1_1air_1_1_port_map_condition.html#a8144ca86c7e62e6bc09ab9b21322e146',1,'sylva::code_generation::air::PortMapCondition']]],
  ['controlmap',['ControlMap',['../classsylva_1_1code__generation_1_1air_1_1_control_map.html',1,'sylva::code_generation::air']]],
  ['count',['count',['../classsylva_1_1base_1_1sdf_1_1_port.html#aec009757acfd92df95b273c671cac068',1,'sylva::base::sdf::Port']]],
  ['counter',['counter',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#af6787c82713f43b5d369232721d15a2e',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['counter_2epy',['counter.py',['../counter_8py.html',1,'']]],
  ['counter_5factor',['counter_actor',['../namespacesylva_1_1code__generation_1_1air.html#a50394584613c57985bc89c8fa14a058f',1,'sylva::code_generation::air']]],
  ['create_5fabb',['create_abb',['../namespacesylva_1_1glic_1_1glic.html#a3a984424c11a0b4b6ac8890135ccbfe9',1,'sylva::glic::glic']]],
  ['create_5fabb_5fhsdf',['create_abb_hsdf',['../namespacesylva_1_1code__generation_1_1air.html#a5a2588aa1c35ad4bd47d3b8f7eeca94a',1,'sylva::code_generation::air']]],
  ['create_5factor_5fcontrol',['create_actor_control',['../namespacesylva_1_1glic_1_1glic.html#ae31a233cafcb3a83bd369c491b133b91',1,'sylva::glic::glic']]],
  ['create_5factor_5fcontrol_5ffimp_5fvhdl',['create_actor_control_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#a04ee93f22621c39841f015d731dad847',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5factor_5fcontrols',['create_actor_controls',['../namespacesylva_1_1glic_1_1glic.html#a0b179ee41ee4494cf7450be4ca272db4',1,'sylva::glic::glic']]],
  ['create_5factors',['create_actors',['../namespacesylva_1_1frontend_1_1simulink2sdf.html#a67a8c32527e5a89c1ec67fcd17a9da74',1,'sylva::frontend::simulink2sdf']]],
  ['create_5fair',['create_air',['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#a0fb6646b35fdfc07ca05bb2435e4d117',1,'sylva::misc::exec::SYLVA']]],
  ['create_5fbuffer_5fcontrol_5ffimp_5fvhdl',['create_buffer_control_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#a54d6b050b1d37fc82d1a6fdc8090687c',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5fcomponents',['create_components',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a3672bd3c4fb6d5c86df2d4cd1f64e875',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['create_5fconnection',['create_connection',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a5381a4c2d460f5f0490d0361e37917e9',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['create_5fcounter_5ffimp_5fvhdl',['create_counter_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#a88f096923aae1db8e521fcc0f7eda467',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5fedges',['create_edges',['../namespacesylva_1_1frontend_1_1simulink2sdf.html#a29bf2b8d871f7bcf95cd79761ad8cd85',1,'sylva::frontend::simulink2sdf']]],
  ['create_5fempty_5fvhdl',['create_empty_vhdl',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a34788575516a0c7731b0e5abd4d42231',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['create_5ffimp_5fcontrol',['create_fimp_control',['../namespacesylva_1_1glic_1_1glic.html#a1cdd3394b53489429bc51c8206e1180e',1,'sylva::glic::glic']]],
  ['create_5ffimp_5fcontrol_5ffimp_5fvhdl',['create_fimp_control_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#a2b2a9cfce91fc3139513beb93c8307ce',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5ffimp_5flibrary_5fcommand',['create_fimp_library_command',['../namespacesylva_1_1misc_1_1tcl__parser.html#a00e21364c10011f454cb83c1cdcdd5f2',1,'sylva::misc::tcl_parser']]],
  ['create_5ffrom_5fvhdl',['create_from_vhdl',['../namespacesylva_1_1misc_1_1vhdl__ulti.html#aeb869044a3abdaed35a68feec0f779fa',1,'sylva::misc::vhdl_ulti']]],
  ['create_5ffsm_5fvhdl_5ftemplate',['create_fsm_vhdl_template',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#a6deb8050547dff049bdfca46b07ba242',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5finput_5fselector_5ffimp_5fvhdl',['create_input_selector_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#ab22b6972c355f4ffbd4a498e417c9928',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5finput_5fselectors',['create_input_selectors',['../namespacesylva_1_1glic_1_1glic.html#a28f028a55874a8d890d0df58905da73b',1,'sylva::glic::glic']]],
  ['create_5foutput_5fbuffer',['create_output_buffer',['../namespacesylva_1_1glic_1_1glic.html#a414741c04de0838d506dbeee050368a6',1,'sylva::glic::glic']]],
  ['create_5foutput_5fbuffer_5ffimp_5fvhdl',['create_output_buffer_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#a66cabf05c0d2dc8b7957560a0075b5d8',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5foutput_5fbuffers',['create_output_buffers',['../namespacesylva_1_1glic_1_1glic.html#a53c55762a3c7d476be7ee748baeccbeb',1,'sylva::glic::glic']]],
  ['create_5foutput_5fselector_5ffimp_5fvhdl',['create_output_selector_FIMP_VHDL',['../namespacesylva_1_1code__generation_1_1sylva__fimp__lib.html#ac6074b6b55425f68674b21fa5feef173',1,'sylva::code_generation::sylva_fimp_lib']]],
  ['create_5foutput_5fselectors',['create_output_selectors',['../namespacesylva_1_1glic_1_1glic.html#a7eb9347832747ffffb52851a1ee2d08f',1,'sylva::glic::glic']]],
  ['create_5fport',['create_port',['../namespacesylva_1_1frontend_1_1simulink2sdf.html#a86a92182288e89b6742e5124e8c3ec38',1,'sylva::frontend::simulink2sdf']]],
  ['create_5fport_5fconnections',['create_port_connections',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a32b4f40eadeb985a68674b401be7a1dc',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['create_5fsdf_5fedge',['create_sdf_edge',['../namespacesylva_1_1base_1_1sdf.html#a7c688b99c9dcb365aa7598c79f038839',1,'sylva::base::sdf']]],
  ['create_5fsignals',['create_signals',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a7b3765f9d22f02a29cb6ecfb267ae7f0',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['create_5ftop_5fconnections',['create_top_connections',['../namespacesylva_1_1code__generation_1_1hsdf__to__vhdl.html#a09020e1a1ea5a2d3e4b8cdd35f51a185',1,'sylva::code_generation::hsdf_to_vhdl']]],
  ['critical_5flog',['critical_log',['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#affd12ed0af4dc9661dbb48cc7257fae7',1,'sylva::misc::exec::SYLVA']]],
  ['current_5fcycle',['current_cycle',['../classsylva_1_1glic_1_1glic_1_1control.html#a1e5f2d48e2bfafe60f1891e0dcb1d98a',1,'sylva::glic::glic::control']]],
  ['current_5fhsdfg',['current_hsdfg',['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#ade537fbc4e703bbc2e390ab859a3105b',1,'sylva::misc::exec::SYLVA']]],
  ['current_5fsolution',['current_solution',['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#a82c1097a688d7aa3f8230e5a15f04f57',1,'sylva::misc::exec::SYLVA']]],
  ['current_5fsolution_5ffile_5fpath',['current_solution_file_path',['../classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a.html#aaa1302cb6228300236cc5247772cb217',1,'sylva::misc::exec::SYLVA']]],
  ['current_5fstate',['current_state',['../classsylva_1_1glic_1_1glic_1_1control.html#a7f5428a930e8f920ebe651df5a899df1',1,'sylva::glic::glic::control']]],
  ['cycle',['cycle',['../classsylva_1_1code__generation_1_1air_1_1_address_port_action.html#aa6bd7cd1cbf6cf3a36e02329a88affbf',1,'sylva.code_generation.air.AddressPortAction.cycle()'],['../classsylva_1_1glic_1_1glic_1_1edge.html#a45ab1a0c555bf140cede412b7e8ceb95',1,'sylva.glic.glic.edge.cycle()']]]
];
