##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_3       | Frequency: 58.40 MHz  | Target: 16.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 48.00 MHz  | 
Clock: I2S_Clock     | Frequency: 58.29 MHz  | Target: 6.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3       Clock_3        62500            45377       N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      166667           149510      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_SDI_eight(0)_PAD  16334         I2S_Clock:R       
I2S_SDI_five(0)_PAD   14822         I2S_Clock:R       
I2S_SDI_four(0)_PAD   15483         I2S_Clock:R       
I2S_SDI_one(0)_PAD    19921         I2S_Clock:R       
I2S_SDI_seven(0)_PAD  16570         I2S_Clock:R       
I2S_SDI_six(0)_PAD    17555         I2S_Clock:R       
I2S_SDI_three(0)_PAD  15161         I2S_Clock:R       
I2S_SDI_two(0)_PAD    16413         I2S_Clock:R       
MISO_1(0)_PAD         16886         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
I2S_eight_ws(0)_PAD  24350         I2S_Clock:R       
I2S_five_ws(0)_PAD   23501         I2S_Clock:R       
I2S_four_ws(0)_PAD   22861         I2S_Clock:R       
I2S_one(0)_PAD       26830         I2S_Clock:R       
I2S_one(1)_PAD       25217         I2S_Clock:R       
I2S_seven_ws(0)_PAD  24414         I2S_Clock:R       
I2S_six_ws(0)_PAD    26267         I2S_Clock:R       
I2S_three_ws(0)_PAD  23132         I2S_Clock:R       
I2S_two_ws(0)_PAD    24995         I2S_Clock:R       
MOSI_1(0)_PAD        33425         Clock_3:R         
SCLK_1(0)_PAD        23446         Clock_3:R         
cs(0)_PAD            26078         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 58.40 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2600   7960  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11310  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2304  13613  45377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 58.29 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 149510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16657
-------------------------------------   ----- 
End-of-path arrival time (ps)           16657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     7419  10999  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350  14349  149510  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    2308  16657  149510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2600   7960  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11310  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2304  13613  45377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 149510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16657
-------------------------------------   ----- 
End-of-path arrival time (ps)           16657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     7419  10999  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350  14349  149510  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    2308  16657  149510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2600   7960  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11310  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2304  13613  45377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45400p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13590
-------------------------------------   ----- 
End-of-path arrival time (ps)           13590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  45377  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2586   7946  45400  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11296  45400  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_0        macrocell30     2294  13590  45400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 47885p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14115
-------------------------------------   ----- 
End-of-path arrival time (ps)           14115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell28    1250   1250  46225  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell5     7208   8458  47885  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell5     3350  11808  47885  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell2   2308  14115  47885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48897p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 59650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  48254  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell3      3143   5083  48897  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3      3350   8433  48897  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2320  10753  48897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 48986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13014
-------------------------------------   ----- 
End-of-path arrival time (ps)           13014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  48986  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell7      3197   6777  48986  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell7      3350  10127  48986  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell3    2887  13014  48986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_268/main_3
Capture Clock  : Net_268/clock_0
Path slack     : 49505p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9485
-------------------------------------   ---- 
End-of-path arrival time (ps)           9485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell28   1250   1250  46225  RISE       1
Net_268/main_3          macrocell15   8235   9485  49505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_268/main_1
Capture Clock  : Net_268/clock_0
Path slack     : 49912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9078
-------------------------------------   ---- 
End-of-path arrival time (ps)           9078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell26   1250   1250  47388  RISE       1
Net_268/main_1          macrocell15   7828   9078  49912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_268/main_2
Capture Clock  : Net_268/clock_0
Path slack     : 50112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell27   1250   1250  46065  RISE       1
Net_268/main_2          macrocell15   7628   8878  50112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell27     1250   1250  46065  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   5014   6264  50226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell26     1250   1250  47388  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   4724   5974  50516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 50532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell27   7208   8458  50532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 50532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell31   7208   8458  50532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 50635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  48254  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell3     3143   5083  48897  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3     3350   8433  48897  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell2   2932  11365  50635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  45377  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_3  macrocell29     2895   8255  50735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 50735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  45377  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/main_0  macrocell32     2895   8255  50735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell28     1250   1250  46225  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   4373   5623  50867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 51245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  51245  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell27     4165   7745  51245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_263/main_2
Capture Clock  : Net_263/clock_0
Path slack     : 51695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell27   1250   1250  46065  RISE       1
Net_263/main_2          macrocell25   6045   7295  51695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 51695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell34   6045   7295  51695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 51806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell26   5934   7184  51806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 51806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell28   5934   7184  51806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 51806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell33   5934   7184  51806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 51940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell27   5800   7050  51940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 51940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell31   5800   7050  51940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 51948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_0  macrocell29   5792   7042  51948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 52466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_2  macrocell29   5274   6524  52466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 52490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  51245  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell26     2920   6500  52490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 52490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  51245  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell28     2920   6500  52490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 52821p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_1  macrocell29   4919   6169  52821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48254  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell26   3918   5858  53132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48254  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell28   3918   5858  53132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48254  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell33   3918   5858  53132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48254  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell27   3896   5836  53154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 53154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48254  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell31   3896   5836  53154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  48533  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell27   4480   5730  53260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48615  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell26   3715   5655  53335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48615  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell28   3715   5655  53335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48615  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell33   3715   5655  53335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell26   3713   5653  53337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell28   3713   5653  53337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell33   3713   5653  53337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell26   3699   5639  53351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell28   3699   5639  53351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell33   3699   5639  53351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell27   3684   5624  53366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 53366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell31   3684   5624  53366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48615  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell27   3677   5617  53373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 53373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48615  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell31   3677   5617  53373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_263/main_3
Capture Clock  : Net_263/clock_0
Path slack     : 53383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell28   1250   1250  46225  RISE       1
Net_263/main_3          macrocell25   4357   5607  53383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 53383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell34   4357   5607  53383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell27   3661   5601  53389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 53389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48604  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell31   3661   5601  53389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_263/main_1
Capture Clock  : Net_263/clock_0
Path slack     : 53421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell26   1250   1250  47388  RISE       1
Net_263/main_1          macrocell25   4319   5569  53421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 53421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell34   4319   5569  53421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48777  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell26   3534   5474  53516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48777  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell28   3534   5474  53516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48777  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell33   3534   5474  53516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53527p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell27   4213   5463  53527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 53527p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell27   1250   1250  46065  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell31   4213   5463  53527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48777  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell27   3490   5430  53560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 53560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48777  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell31   3490   5430  53560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell26   4108   5358  53632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell28   4108   5358  53632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell28   1250   1250  46225  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell33   4108   5358  53632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : Net_263/main_0
Capture Clock  : Net_263/clock_0
Path slack     : 54239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_263/q       macrocell25   1250   1250  54239  RISE       1
Net_263/main_0  macrocell25   3501   4751  54239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_268/q
Path End       : Net_268/main_0
Capture Clock  : Net_268/clock_0
Path slack     : 54285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_268/q       macrocell15   1250   1250  54285  RISE       1
Net_268/main_0  macrocell15   3455   4705  54285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 54488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell26   3252   4502  54488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 54488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell28   3252   4502  54488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 54488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell26   1250   1250  47388  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell33   3252   4502  54488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 54578p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 58440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell34   1250   1250  54578  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    2612   3862  54578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 55094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  48533  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell26   2646   3896  55094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_0\/main_9
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 55094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  48533  RISE       1
\SPIM:BSPIM:state_0\/main_9  macrocell28   2646   3896  55094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 55094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell33   1250   1250  48533  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell33   2646   3896  55094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 55151p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell34   1250   1250  54578  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell34   2589   3839  55151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 55422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell31   1250   1250  55422  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell31   2318   3568  55422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 55433p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_from_dp_reg\/q  macrocell32   1250   1250  55433  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_5  macrocell29   2307   3557  55433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 55454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_hs_reg\/q       macrocell29   1250   1250  55454  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_4  macrocell29   2286   3536  55454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 149510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16657
-------------------------------------   ----- 
End-of-path arrival time (ps)           16657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     7419  10999  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350  14349  149510  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    2308  16657  149510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 150251p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15915
-------------------------------------   ----- 
End-of-path arrival time (ps)           15915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q            macrocell18    1250   1250  150251  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_0    macrocell2     6205   7455  150251  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q         macrocell2     3350  10805  150251  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0  statusicell1   5110  15915  150251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfour:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 150438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15728
-------------------------------------   ----- 
End-of-path arrival time (ps)           15728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  150438  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/main_1               macrocell10     2915   6495  150438  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/q                    macrocell10     3350   9845  150438  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0             statusicell6    5883  15728  150438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/clock                         statusicell6        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 150601p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15565
-------------------------------------   ----- 
End-of-path arrival time (ps)           15565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q            macrocell73    1250   1250  150601  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_0    macrocell12    5357   6607  150601  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q         macrocell12    3350   9957  150601  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0  statusicell8   5608  15565  150601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Ssix:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 151220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14946
-------------------------------------   ----- 
End-of-path arrival time (ps)           14946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  151220  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/main_1               macrocell11     3648   7228  151220  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/q                    macrocell11     3350  10578  151220  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0             statusicell7    4369  14946  151220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/clock                          statusicell7        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Stwo:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 152109p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14058
-------------------------------------   ----- 
End-of-path arrival time (ps)           14058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  152109  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/main_1               macrocell9      2914   6494  152109  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/q                    macrocell9      3350   9844  152109  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0             statusicell5    4213  14058  152109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/clock                          statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 152158p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  149510  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_3          macrocell86     7419  10999  152158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sone:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 152609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  152609  RISE       1
\I2Sone:bI2S:rx_overflow_0\/main_1               macrocell8      3690   7270  152609  RISE       1
\I2Sone:bI2S:rx_overflow_0\/q                    macrocell8      3350  10620  152609  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/status_0             statusicell4    2938  13557  152609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/clock                          statusicell4        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 152664p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q               macrocell82   1250   1250  150016  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_1  macrocell86   9243  10493  152664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152911p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q                macrocell85     1250   1250  152911  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell8   6495   7745  152911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Seight:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 153360p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12806
-------------------------------------   ----- 
End-of-path arrival time (ps)           12806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  153360  RISE       1
\I2Seight:bI2S:rx_overflow_0\/main_1               macrocell14     2939   6519  153360  RISE       1
\I2Seight:bI2S:rx_overflow_0\/q                    macrocell14     3350   9869  153360  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/status_0             statusicell10   2938  12806  153360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/clock                        statusicell10       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_9
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 153406p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q  macrocell86   1250   1250  153406  RISE       1
\I2Sseven:bI2S:rxenable\/main_9       macrocell87   8501   9751  153406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:reset\/main_0
Capture Clock  : \I2Ssix:bI2S:reset\/clock_0
Path slack     : 153501p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9656
-------------------------------------   ---- 
End-of-path arrival time (ps)           9656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  153501  RISE       1
\I2Ssix:bI2S:reset\/main_0      macrocell62    8446   9656  153501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 153808p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q              macrocell18     1250   1250  150251  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell1   8479   9729  153808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 154084p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  154084  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_0   macrocell48   7132   9072  154084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : Net_74/main_1
Capture Clock  : Net_74/clock_0
Path slack     : 154101p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  154084  RISE       1
Net_74/main_1                     macrocell45   7115   9055  154101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 154101p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  154084  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_0   macrocell49   7115   9055  154101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 154255p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1           controlcell7   1210   1210  154255  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_0  macrocell86    7692   8902  154255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 154468p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  154468  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_4   macrocell85   6748   8688  154468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q                macrocell40     1250   1250  154484  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell3   4923   6173  154484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 154587p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  154587  RISE       1
\I2Sone:bI2S:rx_state_1\/main_1   macrocell39   6630   8570  154587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : Net_683/main_1
Capture Clock  : Net_683/clock_0
Path slack     : 154685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  154685  RISE       1
Net_683/main_1                    macrocell63   6532   8472  154685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 154792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  152911  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_2  macrocell82   7115   8365  154792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 154792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  152911  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_2  macrocell83   7115   8365  154792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 154792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  152911  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_8  macrocell84   7115   8365  154792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rxenable\/main_6
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 154814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  154468  RISE       1
\I2Sseven:bI2S:rxenable\/main_6     macrocell87   6403   8343  154814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:reset\/main_0
Capture Clock  : \I2Sseven:bI2S:reset\/clock_0
Path slack     : 154869p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  154869  RISE       1
\I2Sseven:bI2S:reset\/main_0      macrocell80    7078   8288  154869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell80         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:rxenable\/main_0
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 154918p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  153501  RISE       1
\I2Ssix:bI2S:rxenable\/main_0   macrocell69    7029   8239  154918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q                macrocell20     1250   1250  154953  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell1   4454   5704  154953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q                macrocell74     1250   1250  154964  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell7   4443   5693  154964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rxenable\/main_1
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 154982p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1  controlcell7   1210   1210  154255  RISE       1
\I2Sseven:bI2S:rxenable\/main_1   macrocell87    6965   8175  154982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155054p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q                macrocell58     1250   1250  155054  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell5   4353   5603  155054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : Net_668/main_1
Capture Clock  : Net_668/clock_0
Path slack     : 155259p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  155259  RISE       1
Net_668/main_1                     macrocell54   5957   7897  155259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 155259p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  155259  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_0   macrocell58   5957   7897  155259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:BitCounter\/enable
Capture Clock  : \I2Sseven:bI2S:BitCounter\/clock
Path slack     : 155286p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2   controlcell7   1210   1210  154869  RISE       1
\I2Sseven:bI2S:BitCounter\/enable  count7cell     6111   7321  155286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 155381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  152911  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_8  macrocell85   6525   7775  155381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 155394p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  154468  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_4   macrocell84   5823   7763  155394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:BitCounter\/enable
Capture Clock  : \I2Ssix:bI2S:BitCounter\/clock
Path slack     : 155422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2   controlcell5   1210   1210  153501  RISE       1
\I2Ssix:bI2S:BitCounter\/enable  count7cell     5975   7185  155422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q                macrocell38     1250   1250  155424  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell3   3983   5233  155424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:BitCounter\/enable
Capture Clock  : \I2Sthree:bI2S:BitCounter\/clock
Path slack     : 155452p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2   controlcell1   1210   1210  155452  RISE       1
\I2Sthree:bI2S:BitCounter\/enable  count7cell     5944   7154  155452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155471p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q                macrocell65     1250   1250  155471  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell6   3935   5185  155471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:BitCounter\/enable
Capture Clock  : \I2Stwo:bI2S:BitCounter\/clock
Path slack     : 155528p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2   controlcell3   1210   1210  155528  RISE       1
\I2Stwo:bI2S:BitCounter\/enable  count7cell     5868   7078  155528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155696p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1           controlcell2   1210   1210  155696  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_0  macrocell41    6251   7461  155696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155702p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7455
-------------------------------------   ---- 
End-of-path arrival time (ps)           7455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q               macrocell18   1250   1250  150251  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_1  macrocell22   6205   7455  155702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155708p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q                macrocell83     1250   1250  155708  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell8   3699   4949  155708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 155718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  155718  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_1   macrocell48   5499   7439  155718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 155726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  155726  RISE       1
\I2Sone:bI2S:rx_state_1\/main_2   macrocell39   5491   7431  155726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 155733p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  155733  RISE       1
Net_739/main_1                    macrocell36   5484   7424  155733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 155733p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  155733  RISE       1
\I2Sone:bI2S:rx_state_0\/main_0   macrocell40   5484   7424  155733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q                macrocell84     1250   1250  155839  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell8   3568   4818  155839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:reset\/main_0
Capture Clock  : \I2Sthree:bI2S:reset\/clock_0
Path slack     : 155842p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  155452  RISE       1
\I2Sthree:bI2S:reset\/main_0      macrocell16    6105   7315  155842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 155856p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  155856  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_2   macrocell49   5361   7301  155856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:rxenable\/main_0
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 155859p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  155452  RISE       1
\I2Sthree:bI2S:rxenable\/main_0   macrocell23    6088   7298  155859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rxenable\/main_2
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 155861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  154084  RISE       1
\I2Stwo:bI2S:rxenable\/main_2     macrocell51   5355   7295  155861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:rxenable\/main_0
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 155871p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  154869  RISE       1
\I2Sseven:bI2S:rxenable\/main_0   macrocell87    6076   7286  155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 155872p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  155872  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_5   macrocell48   5344   7284  155872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155887p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  152609  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_3          macrocell41     3690   7270  155887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:rxenable\/main_0
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 155908p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  155908  RISE       1
\I2Sone:bI2S:rxenable\/main_0   macrocell42    6039   7249  155908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:BitCounter\/enable
Capture Clock  : \I2Sone:bI2S:BitCounter\/clock
Path slack     : 155925p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2   controlcell2   1210   1210  155908  RISE       1
\I2Sone:bI2S:BitCounter\/enable  count7cell     5471   6681  155925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155929p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  151220  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_3          macrocell68     3648   7228  155929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 156038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  154587  RISE       1
\I2Sone:bI2S:rx_state_0\/main_1   macrocell40   5179   7119  156038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:rxenable\/main_0
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 156061p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  155528  RISE       1
\I2Stwo:bI2S:rxenable\/main_0   macrocell51    5886   7096  156061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfour:bI2S:BitCounter\/clock
Path slack     : 156073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2   controlcell4   1210   1210  156073  RISE       1
\I2Sfour:bI2S:BitCounter\/enable  count7cell     5324   6534  156073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rxenable\/main_1
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 156085p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1  controlcell2   1210   1210  155696  RISE       1
\I2Sone:bI2S:rxenable\/main_1   macrocell42    5862   7072  156085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 156111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  156111  RISE       1
\I2Sone:bI2S:rx_state_1\/main_4   macrocell39   5106   7046  156111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q                macrocell39     1250   1250  156118  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell3   3288   4538  156118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 156127p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  156111  RISE       1
\I2Sone:bI2S:rx_state_0\/main_4   macrocell40   5090   7030  156127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156153p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q                macrocell94     1250   1250  156153  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell9   3253   4503  156153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156156p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q                macrocell93     1250   1250  156156  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell9   3251   4501  156156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 156220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  156220  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_0   macrocell21   4997   6937  156220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q              macrocell82     1250   1250  150016  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell8   6048   7298  156239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 156278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  155726  RISE       1
\I2Sone:bI2S:rx_state_0\/main_2   macrocell40   4939   6879  156278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 156285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6871
-------------------------------------   ---- 
End-of-path arrival time (ps)           6871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  155733  RISE       1
\I2Sone:bI2S:rx_state_1\/main_0   macrocell39   4931   6871  156285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 156294p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  155718  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_1   macrocell49   4923   6863  156294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 156311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  154685  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_0   macrocell66   4905   6845  156311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 156323p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6834
-------------------------------------   ---- 
End-of-path arrival time (ps)           6834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  154685  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_0   macrocell67   4894   6834  156323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7210
-------------------------------------   ---- 
End-of-path arrival time (ps)           7210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q              macrocell73     1250   1250  150601  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell7   5960   7210  156327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156331p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q                macrocell47     1250   1250  156331  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell4   3075   4325  156331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q                macrocell49     1250   1250  156335  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell4   3071   4321  156335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q                macrocell67     1250   1250  156343  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell6   3063   4313  156343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 156354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  156354  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_9  macrocell49   5553   6803  156354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:reset\/main_0
Capture Clock  : \I2Seight:bI2S:reset\/clock_0
Path slack     : 156357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  156357  RISE       1
\I2Seight:bI2S:reset\/main_0      macrocell89    5590   6800  156357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156392p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q              macrocell55     1250   1250  151284  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell5   5895   7145  156392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156398p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q                macrocell19     1250   1250  156398  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell1   3008   4258  156398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 156399p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  154484  RISE       1
\I2Sone:bI2S:rx_state_0\/main_8  macrocell40   5507   6757  156399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 156407p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  155856  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_2   macrocell48   4809   6749  156407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156409p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q                macrocell75     1250   1250  156409  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell7   2997   4247  156409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 156421p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  156421  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_1   macrocell67   4796   6736  156421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 156423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  154484  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_2  macrocell37   5484   6734  156423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 156423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  154484  RISE       1
\I2Sone:bI2S:rx_state_2\/main_2  macrocell38   5484   6734  156423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 156423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  154484  RISE       1
\I2Sone:bI2S:rx_state_1\/main_8  macrocell39   5484   6734  156423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfive:bI2S:BitCounter\/clock
Path slack     : 156431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2   controlcell6   1210   1210  156431  RISE       1
\I2Sfive:bI2S:BitCounter\/enable  count7cell     4966   6176  156431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 156433p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  155872  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_5   macrocell49   4784   6724  156433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rxenable\/main_9
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 156438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q  macrocell41   1250   1250  156438  RISE       1
\I2Sone:bI2S:rxenable\/main_9       macrocell42   5469   6719  156438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 156442p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  156442  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_3   macrocell67   4775   6715  156442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156442p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q                macrocell66     1250   1250  156442  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell6   2965   4215  156442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q                macrocell56     1250   1250  156456  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell5   2951   4201  156456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156467p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q                macrocell57     1250   1250  156467  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell5   2940   4190  156467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 156486p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0   count7cell    1940   1940  156486  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_0  macrocell98   4730   6670  156486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q                macrocell48     1250   1250  156510  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell4   2897   4147  156510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q                macrocell92     1250   1250  156511  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell9   2896   4146  156511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156550p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q               macrocell73   1250   1250  150601  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_1  macrocell77   5357   6607  156550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156555p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q                macrocell76     1250   1250  156555  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell7   2851   4101  156555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156580p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q                macrocell21     1250   1250  156580  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell1   2827   4077  156580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 156598p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0   count7cell    1940   1940  156598  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_1  macrocell43   4619   6559  156598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 156600p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  156600  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_4   macrocell20   4616   6556  156600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156638p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  153360  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_3          macrocell96     2939   6519  156638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 156659p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  156659  RISE       1
\I2Seight:bI2S:rx_state_0\/main_5   macrocell94   4558   6498  156659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  150438  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_3          macrocell59     2915   6495  156661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156662p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  152109  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_3          macrocell50     2914   6494  156662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 156686p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  155259  RISE       1
\I2Sfour:bI2S:rxenable\/main_2     macrocell60   4531   6471  156686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:BitCounter\/enable
Capture Clock  : \I2Seight:bI2S:BitCounter\/clock
Path slack     : 156748p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2   controlcell8   1210   1210  156357  RISE       1
\I2Seight:bI2S:BitCounter\/enable  count7cell     4649   5859  156748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  150804  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_3          macrocell77     2825   6405  156752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  151304  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_3          macrocell22     2822   6402  156754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 156774p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  156220  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_0   macrocell20   4443   6383  156774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 156928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  156354  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_3  macrocell47   4979   6229  156928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 156928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  156354  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_9  macrocell48   4979   6229  156928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:reset\/main_0
Capture Clock  : \I2Sfive:bI2S:reset\/clock_0
Path slack     : 156954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  156431  RISE       1
\I2Sfive:bI2S:reset\/main_0      macrocell71    4993   6203  156954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 156977p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  156421  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_1   macrocell66   4239   6179  156977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rxenable\/main_6
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 156985p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  156111  RISE       1
\I2Sone:bI2S:rxenable\/main_6     macrocell42   4232   6172  156985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 156994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  155054  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_2  macrocell55   4913   6163  156994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 156994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  155054  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_2  macrocell56   4913   6163  156994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 156994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  155054  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_8  macrocell57   4913   6163  156994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157014p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  156442  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_3   macrocell66   4202   6142  157014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157024p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q             macrocell98     1250   1250  157024  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell9   4892   6142  157024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 157044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  157044  RISE       1
\I2Sone:bI2S:rx_state_1\/main_5   macrocell39   4173   6113  157044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 157055p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  157044  RISE       1
\I2Sone:bI2S:rx_state_0\/main_5   macrocell40   4162   6102  157055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 157062p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  157062  RISE       1
\I2Sone:bI2S:rx_state_1\/main_3   macrocell39   4154   6094  157062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 157075p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  157062  RISE       1
\I2Sone:bI2S:rx_state_0\/main_3   macrocell40   4141   6081  157075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 157076p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0   count7cell    1940   1940  157076  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_0  macrocell88   4140   6080  157076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 157101p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0   count7cell    1940   1940  157101  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_0  macrocell70   4116   6056  157101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157137p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  156600  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_4   macrocell21   4079   6019  157137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 157153p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  157153  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_4   macrocell48   4063   6003  157153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : Net_725/main_1
Capture Clock  : Net_725/clock_0
Path slack     : 157173p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  157173  RISE       1
Net_725/main_1                      macrocell90   4043   5983  157173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 157174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  157153  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_4   macrocell49   4043   5983  157174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 157174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  157174  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_3   macrocell48   4042   5982  157174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 157187p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  157174  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_3   macrocell49   4029   5969  157187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157215p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  156659  RISE       1
\I2Seight:bI2S:rx_state_1\/main_5   macrocell93   4001   5941  157215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 157235p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  156153  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_2  macrocell91   4672   5922  157235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 157235p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  156153  RISE       1
\I2Seight:bI2S:rx_state_2\/main_2  macrocell92   4672   5922  157235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157235p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  156153  RISE       1
\I2Seight:bI2S:rx_state_1\/main_8  macrocell93   4672   5922  157235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 157260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  156156  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_1  macrocell91   4646   5896  157260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 157260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  156156  RISE       1
\I2Seight:bI2S:rx_state_2\/main_1  macrocell92   4646   5896  157260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  156156  RISE       1
\I2Seight:bI2S:rx_state_1\/main_7  macrocell93   4646   5896  157260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:rxenable\/main_0
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 157277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  156357  RISE       1
\I2Seight:bI2S:rxenable\/main_0   macrocell97    4669   5879  157277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 157372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  155424  RISE       1
\I2Sone:bI2S:rx_state_0\/main_6  macrocell40   4534   5784  157372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 157409p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  155471  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_0  macrocell64   4498   5748  157409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 157409p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  155471  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_0  macrocell65   4498   5748  157409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157409p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  155471  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_6  macrocell66   4498   5748  157409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rxenable\/main_2
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 157411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  154685  RISE       1
\I2Ssix:bI2S:rxenable\/main_2     macrocell69   3806   5746  157411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:reset\/main_0
Capture Clock  : \I2Sone:bI2S:reset\/clock_0
Path slack     : 157417p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  155908  RISE       1
\I2Sone:bI2S:reset\/main_0      macrocell35    4529   5739  157417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell35         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q        macrocell60   1250   1250  157422  RISE       1
\I2Sfour:bI2S:rxenable\/main_10  macrocell60   4485   5735  157422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157507p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q               macrocell55   1250   1250  151284  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_1  macrocell59   4400   5650  157507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  157609  RISE       1
\I2Sfive:bI2S:rxenable\/main_7     macrocell78   3607   5547  157609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  157618  RISE       1
\I2Sfour:bI2S:rxenable\/main_7     macrocell60   3599   5539  157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157622p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  157622  RISE       1
\I2Sfive:bI2S:rxenable\/main_6     macrocell78   3595   5535  157622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157626p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  157618  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_5   macrocell58   3591   5531  157626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  157635  RISE       1
\I2Sfour:bI2S:rxenable\/main_6     macrocell60   3581   5521  157635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157640p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  157640  RISE       1
\I2Sfive:bI2S:rxenable\/main_2     macrocell78   3577   5517  157640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  157635  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_4   macrocell58   3573   5513  157644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  157646  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_3   macrocell20   3571   5511  157646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rxenable\/main_7
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 157649p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  156659  RISE       1
\I2Seight:bI2S:rxenable\/main_7     macrocell97   3568   5508  157649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  157646  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_3   macrocell21   3560   5500  157656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_9
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 157722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q  macrocell22   1250   1250  157722  RISE       1
\I2Sthree:bI2S:rxenable\/main_9       macrocell23   4184   5434  157722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q               macrocell64   1250   1250  153037  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_1  macrocell68   4161   5411  157745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q               macrocell37   1250   1250  154475  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_1  macrocell41   4154   5404  157753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 157763p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  157763  RISE       1
\I2Sone:bI2S:rx_state_2\/main_3  macrocell38   4143   5393  157763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 157763p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  157763  RISE       1
\I2Sone:bI2S:rx_state_1\/main_9  macrocell39   4143   5393  157763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 157773p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  157763  RISE       1
\I2Sone:bI2S:rx_state_0\/main_9  macrocell40   4134   5384  157773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157774p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  157774  RISE       1
\I2Sfive:bI2S:rxenable\/main_4     macrocell78   3442   5382  157774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157778p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  157778  RISE       1
\I2Sfive:bI2S:rxenable\/main_5     macrocell78   3439   5379  157778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157788p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  157788  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_2   macrocell66   3428   5368  157788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157791p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  157791  RISE       1
\I2Sfour:bI2S:rxenable\/main_5     macrocell60   3426   5366  157791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  157792  RISE       1
\I2Sfour:bI2S:rxenable\/main_4     macrocell60   3425   5365  157792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  157792  RISE       1
\I2Sfive:bI2S:rxenable\/main_3     macrocell78   3425   5365  157792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  157797  RISE       1
\I2Sfour:bI2S:rxenable\/main_3     macrocell60   3420   5360  157797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 157797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  157788  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_2   macrocell67   3419   5359  157797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157799p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  157799  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_5   macrocell66   3417   5357  157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  157800  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_4   macrocell66   3417   5357  157800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157802p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  157791  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_3   macrocell58   3415   5355  157802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  157792  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_2   macrocell58   3410   5350  157807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157809p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  156153  RISE       1
\I2Seight:bI2S:rx_state_0\/main_8  macrocell94   4098   5348  157809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157809p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  157797  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_1   macrocell58   3407   5347  157809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 157810p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  157799  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_5   macrocell67   3407   5347  157810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 157812p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  157800  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_4   macrocell67   3404   5344  157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  156156  RISE       1
\I2Seight:bI2S:rx_state_0\/main_7  macrocell94   4087   5337  157819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  157825  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_1   macrocell20   3392   5332  157825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  157827  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_2   macrocell20   3389   5329  157827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157830p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  157830  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_5   macrocell20   3387   5327  157830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  157827  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_2   macrocell21   3380   5320  157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  157825  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_1   macrocell21   3380   5320  157837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157841p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  157830  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_5   macrocell21   3375   5315  157841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157905p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  157905  RISE       1
\I2Seight:bI2S:rx_state_1\/main_1   macrocell93   3311   5251  157905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rxenable\/main_4
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 157915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  157915  RISE       1
\I2Seight:bI2S:rxenable\/main_4     macrocell97   3302   5242  157915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157918p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  157915  RISE       1
\I2Seight:bI2S:rx_state_0\/main_2   macrocell94   3298   5238  157918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 157926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0   count7cell    1940   1940  157926  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_1  macrocell52   3290   5230  157926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157931p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  157915  RISE       1
\I2Seight:bI2S:rx_state_1\/main_2   macrocell93   3286   5226  157931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  157905  RISE       1
\I2Seight:bI2S:rx_state_0\/main_1   macrocell94   3284   5224  157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rxenable\/main_3
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 157949p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  157905  RISE       1
\I2Seight:bI2S:rxenable\/main_3     macrocell97   3268   5208  157949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157972p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0  count7cell    1940   1940  157972  RISE       1
\I2Sfour:bI2S:rxenable\/main_8     macrocell60   3245   5185  157972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157973p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1           controlcell5   1210   1210  157973  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_0  macrocell68    3974   5184  157973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157985p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  154953  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_7  macrocell21   3922   5172  157985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158000p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  157422  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_9  macrocell58   3906   5156  158000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158003p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  154964  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_6  macrocell76   3903   5153  158003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 158051p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  157422  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_3  macrocell56   3856   5106  158051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158051p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  157422  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_9  macrocell57   3856   5106  158051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158070p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0  count7cell    1940   1940  158070  RISE       1
\I2Sfive:bI2S:rxenable\/main_8     macrocell78   3147   5087  158070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158078p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  158078  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_0   macrocell84   3138   5078  158078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rxenable\/main_5
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158084p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  158084  RISE       1
\I2Seight:bI2S:rxenable\/main_5     macrocell97   3133   5073  158084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158086p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  158086  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_5   macrocell84   3131   5071  158086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158088p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1           controlcell8   1210   1210  158088  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_0  macrocell96    3859   5069  158088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  157173  RISE       1
\I2Seight:bI2S:rx_state_1\/main_0   macrocell93   3127   5067  158089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158091p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  158084  RISE       1
\I2Seight:bI2S:rx_state_0\/main_3   macrocell94   3126   5066  158091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : Net_711/main_1
Capture Clock  : Net_711/clock_0
Path slack     : 158092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  158078  RISE       1
Net_711/main_1                      macrocell81   3125   5065  158092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  158078  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_0   macrocell85   3125   5065  158092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  158094  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_2   macrocell84   3123   5063  158094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158095p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  158086  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_5   macrocell85   3121   5061  158095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158100p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  157173  RISE       1
\I2Seight:bI2S:rx_state_0\/main_0   macrocell94   3117   5057  158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158100p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  158100  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_3   macrocell84   3116   5056  158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  158094  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_2   macrocell85   3112   5052  158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  158106  RISE       1
\I2Seight:bI2S:rx_state_1\/main_4   macrocell93   3111   5051  158106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158114p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  158100  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_3   macrocell85   3103   5043  158114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rxenable\/main_6
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158120p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  158106  RISE       1
\I2Seight:bI2S:rxenable\/main_6     macrocell97   3096   5036  158120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rxenable\/main_1
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158139p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1  controlcell3   1210   1210  158139  RISE       1
\I2Stwo:bI2S:rxenable\/main_1   macrocell51    3808   5018  158139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  156073  RISE       1
\I2Sfour:bI2S:rxenable\/main_0   macrocell60    3727   4937  158219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  158084  RISE       1
\I2Seight:bI2S:rx_state_1\/main_3   macrocell93   2997   4937  158220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rxenable\/main_2
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158254p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  158078  RISE       1
\I2Sseven:bI2S:rxenable\/main_2     macrocell87   2963   4903  158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rxenable\/main_7
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158259p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  158086  RISE       1
\I2Sseven:bI2S:rxenable\/main_7     macrocell87   2957   4897  158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  158260  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_1   macrocell84   2956   4896  158260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rxenable\/main_4
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158267p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  158094  RISE       1
\I2Sseven:bI2S:rxenable\/main_4     macrocell87   2949   4889  158267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rxenable\/main_5
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158268p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  158100  RISE       1
\I2Sseven:bI2S:rxenable\/main_5     macrocell87   2949   4889  158268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : Net_625/main_1
Capture Clock  : Net_625/clock_0
Path slack     : 158269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  156220  RISE       1
Net_625/main_1                      macrocell17   2948   4888  158269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rxenable\/main_2
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158270p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  156220  RISE       1
\I2Sthree:bI2S:rxenable\/main_2     macrocell23   2946   4886  158270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rxenable\/main_3
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  158260  RISE       1
\I2Sseven:bI2S:rxenable\/main_3     macrocell87   2946   4886  158271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  158106  RISE       1
\I2Seight:bI2S:rx_state_0\/main_4   macrocell94   2946   4886  158271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rxenable\/main_2
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158273p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  157173  RISE       1
\I2Seight:bI2S:rxenable\/main_2     macrocell97   2943   4883  158273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  158260  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_1   macrocell85   2943   4883  158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q       macrocell22   1250   1250  157722  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_2  macrocell22   3616   4866  158290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  156456  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_6  macrocell58   3582   4832  158325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  156467  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_7  macrocell58   3580   4830  158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  158370  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_3  macrocell74   3536   4786  158370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  158370  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_9  macrocell75   3536   4786  158370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158380p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  158370  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_9  macrocell76   3527   4777  158380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 158383p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  155424  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_0  macrocell37   3523   4773  158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 158383p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  155424  RISE       1
\I2Sone:bI2S:rx_state_2\/main_0  macrocell38   3523   4773  158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158383p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  155424  RISE       1
\I2Sone:bI2S:rx_state_1\/main_6  macrocell39   3523   4773  158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158386p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q       macrocell86   1250   1250  153406  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_2  macrocell86   3521   4771  158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 158408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  155471  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_6  macrocell67   3499   4749  158408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 158416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0   count7cell    1940   1940  158416  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_1  macrocell24   2801   4741  158416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rxenable\/main_8
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0  count7cell    1940   1940  158416  RISE       1
\I2Sthree:bI2S:rxenable\/main_8     macrocell23   2784   4724  158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158486p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  157609  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_5   macrocell75   2731   4671  158486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158491p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  157622  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_4   macrocell75   2726   4666  158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158496p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q             macrocell88     1250   1250  158496  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell8   3421   4671  158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158501p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q             macrocell52     1250   1250  158501  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell4   3415   4665  158501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 158506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  158506  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_3  macrocell65   3401   4651  158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 158506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  158506  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_9  macrocell66   3401   4651  158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158507p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q               macrocell46   1250   1250  153953  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_1  macrocell50   3400   4650  158507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  157622  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_4   macrocell76   2706   4646  158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  157609  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_5   macrocell76   2703   4643  158513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 158514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  157640  RISE       1
Net_697/main_1                     macrocell72   2703   4643  158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  157640  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_0   macrocell76   2703   4643  158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 158515p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  158506  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_9  macrocell67   3391   4641  158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158516p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  157640  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_0   macrocell75   2701   4641  158516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 158547p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  158547  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_3  macrocell19   3359   4609  158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158547p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  158547  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_9  macrocell20   3359   4609  158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 158557p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  158547  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_9  macrocell21   3350   4600  158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158561p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  157618  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_5   macrocell57   2656   4596  158561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  157635  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_4   macrocell57   2655   4595  158562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rxenable\/main_8
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158573p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0  count7cell    1940   1940  157076  RISE       1
\I2Sseven:bI2S:rxenable\/main_8     macrocell87   2644   4584  158573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rxenable\/main_5
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158585p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  157646  RISE       1
\I2Sthree:bI2S:rxenable\/main_5     macrocell23   2631   4571  158585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rxenable\/main_8
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0  count7cell    1940   1940  157101  RISE       1
\I2Ssix:bI2S:rxenable\/main_8     macrocell69   2631   4571  158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158643p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  156118  RISE       1
\I2Sone:bI2S:rx_state_0\/main_7  macrocell40   3264   4514  158643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  157778  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_3   macrocell75   2573   4513  158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 158644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  156118  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_1  macrocell37   3262   4512  158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 158644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  156118  RISE       1
\I2Sone:bI2S:rx_state_2\/main_1  macrocell38   3262   4512  158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  156118  RISE       1
\I2Sone:bI2S:rx_state_1\/main_7  macrocell39   3262   4512  158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  157774  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_2   macrocell75   2571   4511  158646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  157778  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_3   macrocell76   2565   4505  158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:reset\/main_0
Capture Clock  : \I2Sfour:bI2S:reset\/clock_0
Path slack     : 158653p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  156073  RISE       1
\I2Sfour:bI2S:reset\/main_0      macrocell53    3293   4503  158653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  157792  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_1   macrocell75   2560   4500  158656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158659p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  157774  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_2   macrocell76   2557   4497  158659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rxenable\/main_3
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158664p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  155718  RISE       1
\I2Stwo:bI2S:rxenable\/main_3     macrocell51   2553   4493  158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158667p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  157792  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_1   macrocell76   2549   4489  158667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rxenable\/main_8
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0  count7cell    1940   1940  157926  RISE       1
\I2Stwo:bI2S:rxenable\/main_8     macrocell51   2544   4484  158672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_9
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q  macrocell68   1250   1250  158683  RISE       1
\I2Ssix:bI2S:rxenable\/main_9       macrocell69   3224   4474  158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q               macrocell91   1250   1250  155406  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_1  macrocell96   3223   4473  158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rxenable\/main_9
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158695p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q  macrocell96   1250   1250  158695  RISE       1
\I2Seight:bI2S:rxenable\/main_9       macrocell97   3212   4462  158695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158702p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  156431  RISE       1
\I2Sfive:bI2S:rxenable\/main_0   macrocell78    3244   4454  158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_9
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158736p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q  macrocell50   1250   1250  158736  RISE       1
\I2Stwo:bI2S:rxenable\/main_9       macrocell51   3170   4420  158736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158738p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q             macrocell24     1250   1250  158738  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell1   3179   4429  158738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rxenable\/main_1
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1  controlcell5   1210   1210  157973  RISE       1
\I2Ssix:bI2S:rxenable\/main_1   macrocell69    3195   4405  158751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 158752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  154953  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_1  macrocell18   3154   4404  158752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 158752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  154953  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_1  macrocell19   3154   4404  158752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  154953  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_7  macrocell20   3154   4404  158752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 158757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  154964  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_0  macrocell73   3149   4399  158757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  154964  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_0  macrocell74   3149   4399  158757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  154964  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_6  macrocell75   3149   4399  158757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q             macrocell70     1250   1250  158758  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell6   3159   4409  158758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:reset\/main_0
Capture Clock  : \I2Stwo:bI2S:reset\/clock_0
Path slack     : 158794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  155528  RISE       1
\I2Stwo:bI2S:reset\/main_0      macrocell44    3152   4362  158794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_10
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q        macrocell87   1250   1250  158818  RISE       1
\I2Sseven:bI2S:rxenable\/main_10  macrocell87   3088   4338  158818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  158818  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_9  macrocell85   3088   4338  158818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 158830p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  156442  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_7  macrocell67   3077   4327  158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158832p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  158832  RISE       1
\I2Seight:bI2S:rx_state_0\/main_9  macrocell94   3075   4325  158832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 158833p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  158832  RISE       1
\I2Seight:bI2S:rx_state_2\/main_3  macrocell92   3074   4324  158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158833p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  158832  RISE       1
\I2Seight:bI2S:rx_state_1\/main_9  macrocell93   3074   4324  158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 158833p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  156442  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_1  macrocell64   3074   4324  158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 158833p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  156442  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_1  macrocell65   3074   4324  158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 158833p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  156442  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_7  macrocell66   3074   4324  158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 158836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  156331  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_0  macrocell46   3070   4320  158836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 158836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  156331  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_0  macrocell47   3070   4320  158836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  156331  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_6  macrocell48   3070   4320  158836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 158837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  156335  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_2  macrocell46   3069   4319  158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 158837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  156335  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_2  macrocell47   3069   4319  158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  156335  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_8  macrocell48   3069   4319  158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 158847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  156343  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_2  macrocell64   3059   4309  158847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 158847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  156343  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_2  macrocell65   3059   4309  158847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 158847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  156343  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_8  macrocell66   3059   4309  158847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rxenable\/main_3
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158875p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  156421  RISE       1
\I2Ssix:bI2S:rxenable\/main_3     macrocell69   2342   4282  158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158888p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  155259  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_0   macrocell57   2329   4269  158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rxenable\/main_4
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158888p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  157788  RISE       1
\I2Ssix:bI2S:rxenable\/main_4     macrocell69   2329   4269  158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158889p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  157791  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_3   macrocell57   2328   4268  158889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158891p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  157792  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_2   macrocell57   2326   4266  158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rxenable\/main_3
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  157825  RISE       1
\I2Sthree:bI2S:rxenable\/main_3     macrocell23   2325   4265  158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rxenable\/main_7
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  157044  RISE       1
\I2Sone:bI2S:rxenable\/main_7     macrocell42   2322   4262  158894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rxenable\/main_7
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  157830  RISE       1
\I2Sthree:bI2S:rxenable\/main_7     macrocell23   2322   4262  158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rxenable\/main_4
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  157827  RISE       1
\I2Sthree:bI2S:rxenable\/main_4     macrocell23   2321   4261  158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rxenable\/main_6
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  156600  RISE       1
\I2Sthree:bI2S:rxenable\/main_6     macrocell23   2321   4261  158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rxenable\/main_7
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  157799  RISE       1
\I2Ssix:bI2S:rxenable\/main_7     macrocell69   2320   4260  158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rxenable\/main_4
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  155726  RISE       1
\I2Sone:bI2S:rxenable\/main_4     macrocell42   2320   4260  158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158897p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  157797  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_1   macrocell57   2320   4260  158897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rxenable\/main_6
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158897p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  157800  RISE       1
\I2Ssix:bI2S:rxenable\/main_6     macrocell69   2320   4260  158897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rxenable\/main_5
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158897p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  156442  RISE       1
\I2Ssix:bI2S:rxenable\/main_5     macrocell69   2319   4259  158897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 158900p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0   count7cell    1940   1940  157972  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_0  macrocell61   2316   4256  158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rxenable\/main_8
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158904p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0  count7cell    1940   1940  156598  RISE       1
\I2Sone:bI2S:rxenable\/main_8     macrocell42   2313   4253  158904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rxenable\/main_2
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  155733  RISE       1
\I2Sone:bI2S:rxenable\/main_2     macrocell42   2306   4246  158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rxenable\/main_5
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158911p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  157062  RISE       1
\I2Sone:bI2S:rxenable\/main_5     macrocell42   2305   4245  158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rxenable\/main_8
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158911p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0  count7cell    1940   1940  156486  RISE       1
\I2Seight:bI2S:rxenable\/main_8     macrocell97   2305   4245  158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rxenable\/main_3
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  154587  RISE       1
\I2Sone:bI2S:rxenable\/main_3     macrocell42   2305   4245  158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 158912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  156398  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_0  macrocell18   2994   4244  158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 158912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  156398  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_0  macrocell19   2994   4244  158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  156398  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_6  macrocell20   2994   4244  158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 158920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  156409  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_1  macrocell73   2986   4236  158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  156409  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_1  macrocell74   2986   4236  158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  156409  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_7  macrocell75   2986   4236  158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  156555  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_8  macrocell76   2981   4231  158926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 158927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  156555  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_2  macrocell73   2980   4230  158927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  156555  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_2  macrocell74   2980   4230  158927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  156555  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_8  macrocell75   2980   4230  158927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rxenable\/main_6
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  157153  RISE       1
\I2Stwo:bI2S:rxenable\/main_6     macrocell51   2269   4209  158948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rxenable\/main_7
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158952p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  155872  RISE       1
\I2Stwo:bI2S:rxenable\/main_7     macrocell51   2265   4205  158952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 158953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0   count7cell    1940   1940  158070  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_0  macrocell79   2264   4204  158953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rxenable\/main_4
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158959p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  155856  RISE       1
\I2Stwo:bI2S:rxenable\/main_4     macrocell51   2258   4198  158959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  156331  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_6  macrocell49   2943   4193  158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 158967p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  158818  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_3  macrocell83   2940   4190  158967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158967p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  158818  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_9  macrocell84   2940   4190  158967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158968p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  156335  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_8  macrocell49   2939   4189  158968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rxenable\/main_5
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  157174  RISE       1
\I2Stwo:bI2S:rxenable\/main_5     macrocell51   2248   4188  158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 158969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  156456  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_0  macrocell55   2938   4188  158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 158969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  156456  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_0  macrocell56   2938   4188  158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  156456  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_6  macrocell57   2938   4188  158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158970p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  155839  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_7  macrocell85   2936   4186  158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 158971p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  156343  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_8  macrocell67   2936   4186  158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 158973p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  155839  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_1  macrocell82   2933   4183  158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 158973p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  155839  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_1  macrocell83   2933   4183  158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158973p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  155839  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_7  macrocell84   2933   4183  158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 158977p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  156467  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_1  macrocell55   2930   4180  158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 158977p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  156467  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_1  macrocell56   2930   4180  158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158977p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  156467  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_7  macrocell57   2930   4180  158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rxenable\/main_10
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158987p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q        macrocell97   1250   1250  158832  RISE       1
\I2Seight:bI2S:rxenable\/main_10  macrocell97   2920   4170  158987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 159015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  156510  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_1  macrocell46   2891   4141  159015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 159015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  156510  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_1  macrocell47   2891   4141  159015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 159015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  156510  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_7  macrocell48   2891   4141  159015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 159016p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  156511  RISE       1
\I2Seight:bI2S:rx_state_0\/main_6  macrocell94   2891   4141  159016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rxenable\/main_1
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 159016p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1  controlcell8   1210   1210  158088  RISE       1
\I2Seight:bI2S:rxenable\/main_1   macrocell97    2930   4140  159016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 159018p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  156510  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_7  macrocell49   2889   4139  159018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159023p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1           controlcell3   1210   1210  158139  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_0  macrocell50    2924   4134  159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 159029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  156511  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_0  macrocell91   2877   4127  159029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 159029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  156511  RISE       1
\I2Seight:bI2S:rx_state_2\/main_0  macrocell92   2877   4127  159029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 159029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  156511  RISE       1
\I2Seight:bI2S:rx_state_1\/main_6  macrocell93   2877   4127  159029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 159066p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  156398  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_6  macrocell21   2841   4091  159066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 159073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  156409  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_7  macrocell76   2834   4084  159073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 159086p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  156580  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_8  macrocell21   2821   4071  159086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 159089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  156580  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_2  macrocell18   2818   4068  159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 159089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  156580  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_2  macrocell19   2818   4068  159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 159089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  156580  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_8  macrocell20   2818   4068  159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q             macrocell43     1250   1250  159099  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell3   2817   4067  159099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q             macrocell61     1250   1250  159106  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell5   2810   4060  159106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 159107p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q       macrocell43   1250   1250  159099  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_2  macrocell43   2799   4049  159107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 159117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  155708  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_0  macrocell82   2790   4040  159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 159117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  155708  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_0  macrocell83   2790   4040  159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 159117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  155708  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_6  macrocell84   2790   4040  159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 159126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q       macrocell61   1250   1250  159106  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_1  macrocell61   2781   4031  159126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 159132p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  155708  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_6  macrocell85   2775   4025  159132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1           controlcell4   1210   1210  159140  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_0  macrocell59    2806   4016  159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 159151p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1  controlcell4   1210   1210  159140  RISE       1
\I2Sfour:bI2S:rxenable\/main_1   macrocell60    2795   4005  159151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159151p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1           controlcell6   1210   1210  159151  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_0  macrocell77    2795   4005  159151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 159155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1  controlcell6   1210   1210  159151  RISE       1
\I2Sfive:bI2S:rxenable\/main_1   macrocell78    2791   4001  159155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 159258p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  155054  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_8  macrocell58   2649   3899  159258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 159279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q       macrocell52   1250   1250  158501  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_2  macrocell52   2628   3878  159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159287p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q       macrocell59   1250   1250  159287  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_2  macrocell59   2619   3869  159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 159290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q       macrocell88   1250   1250  158496  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_1  macrocell88   2617   3867  159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 159290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q        macrocell78   1250   1250  158370  RISE       1
\I2Sfive:bI2S:rxenable\/main_10  macrocell78   2616   3866  159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 159290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q       macrocell98   1250   1250  157024  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_1  macrocell98   2616   3866  159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 159291p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q  macrocell59   1250   1250  159287  RISE       1
\I2Sfour:bI2S:rxenable\/main_9       macrocell60   2616   3866  159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 159305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q  macrocell77   1250   1250  159305  RISE       1
\I2Sfive:bI2S:rxenable\/main_9       macrocell78   2601   3851  159305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q       macrocell77   1250   1250  159305  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_2  macrocell77   2596   3846  159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159319p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1           controlcell1   1210   1210  159319  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_0  macrocell22    2627   3837  159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rxenable\/main_1
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 159330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1  controlcell1   1210   1210  159319  RISE       1
\I2Sthree:bI2S:rxenable\/main_1   macrocell23    2617   3827  159330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159363p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q             macrocell79     1250   1250  159363  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell7   2553   3803  159363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 159366p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q       macrocell79   1250   1250  159363  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_1  macrocell79   2540   3790  159366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_10
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 159372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q        macrocell51   1250   1250  156354  RISE       1
\I2Stwo:bI2S:rxenable\/main_10  macrocell51   2535   3785  159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:reset\/q
Path End       : Net_74/main_0
Capture Clock  : Net_74/clock_0
Path slack     : 159586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:reset\/q  macrocell44   1250   1250  159586  RISE       1
Net_74/main_0          macrocell45   2321   3571  159586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159589p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q       macrocell41   1250   1250  156438  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_2  macrocell41   2318   3568  159589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:reset\/q
Path End       : Net_625/main_0
Capture Clock  : Net_625/clock_0
Path slack     : 159592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:reset\/q  macrocell16   1250   1250  159592  RISE       1
Net_625/main_0           macrocell17   2314   3564  159592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159603p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q       macrocell68   1250   1250  158683  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_2  macrocell68   2304   3554  159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:reset\/q
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 159604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell35         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:reset\/q  macrocell35   1250   1250  159604  RISE       1
Net_739/main_0         macrocell36   2303   3553  159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 159604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q       macrocell24   1250   1250  158738  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_2  macrocell24   2303   3553  159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rxenable\/main_10
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 159605p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q        macrocell42   1250   1250  157763  RISE       1
\I2Sone:bI2S:rxenable\/main_10  macrocell42   2302   3552  159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_10
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 159605p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q        macrocell23   1250   1250  158547  RISE       1
\I2Sthree:bI2S:rxenable\/main_10  macrocell23   2301   3551  159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159606p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q       macrocell96   1250   1250  158695  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_2  macrocell96   2301   3551  159606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159607p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q       macrocell50   1250   1250  158736  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_2  macrocell50   2299   3549  159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_10
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 159608p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q        macrocell69   1250   1250  158506  RISE       1
\I2Ssix:bI2S:rxenable\/main_10  macrocell69   2299   3549  159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:reset\/q
Path End       : Net_683/main_0
Capture Clock  : Net_683/clock_0
Path slack     : 159611p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:reset\/q  macrocell62   1250   1250  159611  RISE       1
Net_683/main_0         macrocell63   2295   3545  159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:reset\/q
Path End       : Net_668/main_0
Capture Clock  : Net_668/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:reset\/q  macrocell53   1250   1250  159613  RISE       1
Net_668/main_0          macrocell54   2293   3543  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:reset\/q
Path End       : Net_711/main_0
Capture Clock  : Net_711/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell80         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:reset\/q  macrocell80   1250   1250  159613  RISE       1
Net_711/main_0           macrocell81   2293   3543  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:reset\/q
Path End       : Net_725/main_0
Capture Clock  : Net_725/clock_0
Path slack     : 159623p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:reset\/q  macrocell89   1250   1250  159623  RISE       1
Net_725/main_0           macrocell90   2284   3534  159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q              macrocell64     1250   1250  153037  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell6   2635   3885  159652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:reset\/q
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 159663p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:reset\/q  macrocell71   1250   1250  159663  RISE       1
Net_697/main_0          macrocell72   2244   3494  159663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 159667p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q       macrocell70   1250   1250  158758  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_1  macrocell70   2239   3489  159667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q              macrocell46     1250   1250  153953  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell4   2616   3866  159671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q              macrocell37     1250   1250  154475  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell3   2615   3865  159672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159978p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q              macrocell91     1250   1250  155406  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell9   2309   3559  159978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

