Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Thu Nov  7 18:42:08 2024
| Host              : THX_HP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.639        0.000                      0                12352        0.010        0.000                      0                12352        3.500        0.000                       0                  3877  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.639        0.000                      0                12352        0.010        0.000                      0                12352        3.500        0.000                       0                  3877  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 3.133ns (38.595%)  route 4.985ns (61.405%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 12.970 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.450ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.125    10.747    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y45         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    10.829 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5/O
                         net (fo=2, routed)           0.324    11.153    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.264    11.417 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.034    11.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_fu_8037_p1[7]
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.754    12.970    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]/C
                         clock pessimism              0.236    13.206    
                         clock uncertainty           -0.160    13.046    
    SLICE_X46Y46         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    13.090    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 3.325ns (41.018%)  route 4.781ns (58.982%))
  Logic Levels:           14  (CARRY8=3 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.450ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.187    10.808    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y46         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186    10.994 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6/O
                         net (fo=1, routed)           0.029    11.023    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    11.261 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.291    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114    11.405 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.034    11.439    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/magnitude_fu_8021_p2[11]
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.744    12.960    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]/C
                         clock pessimism              0.236    13.196    
                         clock uncertainty           -0.160    13.036    
    SLICE_X45Y47         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.079    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 3.129ns (38.570%)  route 4.984ns (61.430%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 12.970 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.450ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.125    10.747    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y45         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    10.829 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5/O
                         net (fo=2, routed)           0.324    11.153    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.260    11.413 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.033    11.446    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_fu_8037_p1[5]
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.754    12.970    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[5]/C
                         clock pessimism              0.236    13.206    
                         clock uncertainty           -0.160    13.046    
    SLICE_X46Y46         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    13.090    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[5]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.317ns (40.965%)  route 4.780ns (59.035%))
  Logic Levels:           14  (CARRY8=3 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.450ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.187    10.808    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y46         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186    10.994 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6/O
                         net (fo=1, routed)           0.029    11.023    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    11.261 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.291    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    11.397 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.033    11.430    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/magnitude_fu_8021_p2[9]
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.744    12.960    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[1]/C
                         clock pessimism              0.236    13.196    
                         clock uncertainty           -0.160    13.036    
    SLICE_X45Y47         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    13.079    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[1]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 3.113ns (38.443%)  route 4.985ns (61.557%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 12.970 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.450ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.125    10.747    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y45         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    10.829 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5/O
                         net (fo=2, routed)           0.324    11.153    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[6])
                                                      0.244    11.397 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.034    11.431    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_fu_8037_p1[6]
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.754    12.970    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[6]/C
                         clock pessimism              0.236    13.206    
                         clock uncertainty           -0.160    13.046    
    SLICE_X46Y46         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    13.090    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[6]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 3.304ns (40.865%)  route 4.781ns (59.135%))
  Logic Levels:           14  (CARRY8=3 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.450ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.187    10.808    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y46         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186    10.994 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6/O
                         net (fo=1, routed)           0.029    11.023    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    11.261 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.291    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    11.384 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.034    11.418    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/magnitude_fu_8021_p2[10]
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.744    12.960    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[2]/C
                         clock pessimism              0.236    13.196    
                         clock uncertainty           -0.160    13.036    
    SLICE_X45Y47         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    13.079    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[2]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 3.289ns (40.765%)  route 4.779ns (59.235%))
  Logic Levels:           14  (CARRY8=3 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.450ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.187    10.808    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y46         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186    10.994 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6/O
                         net (fo=1, routed)           0.029    11.023    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[0]_i_6_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    11.261 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.291    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[0]_i_1_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    11.369 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.032    11.401    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/magnitude_fu_8021_p2[8]
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.744    12.960    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[0]/C
                         clock pessimism              0.236    13.196    
                         clock uncertainty           -0.160    13.036    
    SLICE_X45Y47         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    13.080    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[0]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 3.088ns (38.262%)  route 4.983ns (61.738%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 12.970 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.450ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132    10.195 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/O[1]
                         net (fo=17, routed)          0.344    10.539    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/py_fu_7961_p2[9]
    SLICE_X46Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.621 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18/O
                         net (fo=5, routed)           0.125    10.747    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_18_n_0
    SLICE_X45Y45         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    10.829 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5/O
                         net (fo=2, routed)           0.324    11.153    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_5_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219    11.372 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.032    11.404    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_fu_8037_p1[4]
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.754    12.970    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[4]/C
                         clock pessimism              0.236    13.206    
                         clock uncertainty           -0.160    13.046    
    SLICE_X46Y46         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    13.090    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[4]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 2.950ns (37.876%)  route 4.839ns (62.124%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 12.967 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.450ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173    10.236 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/CO[2]
                         net (fo=27, routed)          0.473    10.709    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8_n_5
    SLICE_X45Y45         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057    10.766 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_7/O
                         net (fo=2, routed)           0.174    10.941    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_7_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[3])
                                                      0.147    11.088 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.034    11.122    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_fu_8037_p1[3]
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.751    12.967    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[3]/C
                         clock pessimism              0.236    13.203    
                         clock uncertainty           -0.160    13.043    
    SLICE_X46Y46         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.087    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[3]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 2.940ns (37.796%)  route 4.839ns (62.204%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 12.967 - 10.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.584ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.450ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.066     3.333    design_1_i/sobel_hls_0/inst/frame_41_U/ap_clk
    RAMB18_X0Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.293     4.626 f  design_1_i/sobel_hls_0/inst/frame_41_U/ram0_reg_bram_0/DOUTADOUT[7]
                         net (fo=3, routed)           1.281     5.908    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233_reg[3]_i_766_1[7]
    SLICE_X49Y15         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.134 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_7_2_8_1_1_U108/tmp_147_reg_10233[3]_i_1264/O
                         net (fo=1, routed)           0.012     6.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_47_fu_5846_p9[7]
    SLICE_X49Y15         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.233 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_766_n_0
    SLICE_X49Y15         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.264 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361/O
                         net (fo=1, routed)           0.776     7.040    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233_reg[3]_i_361_n_0
    SLICE_X47Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.193 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/sparsemux_33_4_8_1_1_U111/tmp_147_reg_10233[3]_i_161/O
                         net (fo=2, routed)           0.511     7.704    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_50_fu_5903_p35[7]
    SLICE_X49Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     7.856 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77/O
                         net (fo=5, routed)           0.412     8.268    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_77_n_0
    SLICE_X48Y47         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.493 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81/O
                         net (fo=3, routed)           0.507     9.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_81_n_0
    SLICE_X50Y47         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     9.137 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48/O
                         net (fo=2, routed)           0.452     9.589    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_48_n_0
    SLICE_X48Y45         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.132     9.721 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17/O
                         net (fo=2, routed)           0.191     9.912    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_17_n_0
    SLICE_X48Y46         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.049 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19/O
                         net (fo=1, routed)           0.014    10.063    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233[3]_i_19_n_0
    SLICE_X48Y46         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173    10.236 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8/CO[2]
                         net (fo=27, routed)          0.473    10.709    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_147_reg_10233_reg[3]_i_8_n_5
    SLICE_X45Y45         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057    10.766 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_7/O
                         net (fo=2, routed)           0.174    10.941    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238[7]_i_7_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.137    11.078 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.034    11.112    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_fu_8037_p1[2]
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.751    12.967    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X46Y46         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[2]/C
                         clock pessimism              0.236    13.203    
                         clock uncertainty           -0.160    13.043    
    SLICE_X46Y46         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    13.087    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln50_reg_10238_reg[2]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  1.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.337%)  route 0.125ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.753ns (routing 1.450ns, distribution 1.303ns)
  Clock Net Delay (Destination): 3.014ns (routing 1.584ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.753     2.969    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y59         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.081 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[3]__0/Q
                         net (fo=2, routed)           0.125     3.206    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg[3]
    SLICE_X44Y60         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.014     3.281    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X44Y60         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[3]/C
                         clock pessimism             -0.188     3.093    
    SLICE_X44Y60         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.196    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.111ns (38.811%)  route 0.175ns (61.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.803ns (routing 1.450ns, distribution 1.353ns)
  Clock Net Delay (Destination): 3.201ns (routing 1.584ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.803     3.019    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y91          FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.130 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.175     3.305    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X2Y87          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.201     3.468    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y87          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.240     3.228    
    SLICE_X2Y87          SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.067     3.295    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.112ns (56.853%)  route 0.085ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      2.817ns (routing 1.450ns, distribution 1.367ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.584ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.817     3.033    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y80          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     3.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.085     3.230    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X8Y80          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.158     3.425    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y80          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.311     3.114    
    SLICE_X8Y80          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.218    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.112ns (51.747%)  route 0.104ns (48.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.821ns (routing 1.450ns, distribution 1.371ns)
  Clock Net Delay (Destination): 3.109ns (routing 1.584ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.821     3.037    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X1Y86          FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.149 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           0.104     3.254    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X0Y85          FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.109     3.376    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X0Y85          FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_reg[0]/C
                         clock pessimism             -0.240     3.136    
    SLICE_X0Y85          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.239    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_reg_8299_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.704%)  route 0.120ns (42.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.753ns (routing 1.450ns, distribution 1.303ns)
  Clock Net Delay (Destination): 3.056ns (routing 1.584ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.753     2.969    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y59         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.081 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0/Q
                         net (fo=7, routed)           0.082     3.163    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter10_reg[3]
    SLICE_X45Y60         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     3.215 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_reg_8299[3]_rep_i_1/O
                         net (fo=1, routed)           0.038     3.253    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_reg_8299[3]_rep_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_reg_8299_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.056     3.323    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y60         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_reg_8299_reg[3]_rep/C
                         clock pessimism             -0.188     3.135    
    SLICE_X45Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     3.236    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_reg_8299_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.782%)  route 0.109ns (49.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.120ns (routing 1.584ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.831     3.047    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y81          FDRE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.159 r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/Q
                         net (fo=2, routed)           0.109     3.267    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[13]
    SLICE_X4Y81          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.120     3.387    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X4Y81          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.240     3.147    
    SLICE_X4Y81          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     3.249    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.444%)  route 0.140ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.826ns (routing 1.450ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.145ns (routing 1.584ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.826     3.042    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y118         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.154 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.140     3.294    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/D[4]
    SLICE_X3Y118         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.145     3.412    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y118         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.240     3.172    
    SLICE_X3Y118         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.275    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.112ns (43.243%)  route 0.147ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.798ns (routing 1.450ns, distribution 1.348ns)
  Clock Net Delay (Destination): 3.126ns (routing 1.584ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.798     3.014    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.126 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[10]/Q
                         net (fo=1, routed)           0.147     3.273    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[21]
    SLICE_X9Y92          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.126     3.393    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.240     3.152    
    SLICE_X9Y92          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.253    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.111ns (45.066%)  route 0.135ns (54.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.753ns (routing 1.450ns, distribution 1.303ns)
  Clock Net Delay (Destination): 3.014ns (routing 1.584ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.753     2.969    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X45Y59         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.080 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0/Q
                         net (fo=3, routed)           0.135     3.215    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg[1]
    SLICE_X44Y60         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.014     3.281    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X44Y60         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[1]/C
                         clock pessimism             -0.188     3.093    
    SLICE_X44Y60         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.195    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.112ns (36.482%)  route 0.195ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.626ns (routing 1.450ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.584ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.626     2.842    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X33Y59         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.954 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_reg[0]/Q
                         net (fo=1, routed)           0.195     3.149    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125[0]
    SLICE_X32Y61         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.949     3.216    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_clk
    SLICE_X32Y61         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter1_reg_reg[0]/C
                         clock pessimism             -0.188     3.028    
    SLICE_X32Y61         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     3.129    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y15  design_1_i/sobel_hls_0/inst/frame_10_U/ram0_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y12  design_1_i/sobel_hls_0/inst/frame_10_U/ram1_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y18  design_1_i/sobel_hls_0/inst/frame_11_U/ram0_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y7   design_1_i/sobel_hls_0/inst/frame_11_U/ram1_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y24  design_1_i/sobel_hls_0/inst/frame_12_U/ram0_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y26  design_1_i/sobel_hls_0/inst/frame_12_U/ram1_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y23  design_1_i/sobel_hls_0/inst/frame_13_U/ram0_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y27  design_1_i/sobel_hls_0/inst/frame_13_U/ram1_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y25  design_1_i/sobel_hls_0/inst/frame_14_U/ram0_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y88  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 0.227ns (10.475%)  route 1.940ns (89.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.464     1.464    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y112         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.691 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.476     2.167    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y112         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.825     3.041    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.104ns (12.637%)  route 0.719ns (87.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.570     0.570    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y112         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.674 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.149     0.823    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y112         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.880     2.067    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.196ns  (logic 0.304ns (13.843%)  route 1.892ns (86.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.450ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.112     3.379    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y108         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.493 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=287, routed)         0.741     4.234    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X12Y93         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.424 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           1.151     5.575    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.618     2.834    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.046ns  (logic 0.273ns (13.341%)  route 1.773ns (86.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.788ns (routing 1.450ns, distribution 1.338ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        3.112     3.379    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y108         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.493 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=287, routed)         1.443     4.936    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X11Y97         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.159     5.095 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.330     5.425    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X12Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.788     3.004    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X12Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.107ns (45.001%)  route 0.131ns (54.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.696ns (routing 0.886ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.971ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.696     1.847    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X11Y97         FDSE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.931 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=7, routed)           0.029     1.959    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_1
    SLICE_X11Y97         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.023     1.982 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.102     2.084    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X12Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.853     2.040    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X12Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.152ns (21.044%)  route 0.570ns (78.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.696ns (routing 0.886ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.971ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.696     1.847    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X11Y97         FDSE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.931 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=7, routed)           0.085     2.016    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_0
    SLICE_X12Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.068     2.084 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.485     2.569    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.745     1.932    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          1008 Endpoints
Min Delay          1008 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_42_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.995ns (29.468%)  route 4.775ns (70.532%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.800ns (routing 1.450ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          4.198     6.008    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X50Y12         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     6.193 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_8__35/O
                         net (fo=1, routed)           0.577     6.770    design_1_i/sobel_hls_0/inst/frame_42_U/address1[5]
    RAMB18_X1Y3          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_42_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.800     3.016    design_1_i/sobel_hls_0/inst/frame_42_U/ap_clk
    RAMB18_X1Y3          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_42_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_40_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.731ns  (logic 1.891ns (28.094%)  route 4.840ns (71.906%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.802ns (routing 1.450ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          4.591     6.401    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X48Y11         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     6.482 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_7__4/O
                         net (fo=1, routed)           0.249     6.731    design_1_i/sobel_hls_0/inst/frame_40_U/address1[5]
    RAMB18_X1Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_40_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.802     3.018    design_1_i/sobel_hls_0/inst/frame_40_U/ap_clk
    RAMB18_X1Y2          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_40_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_39_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.723ns  (logic 1.963ns (29.198%)  route 4.760ns (70.802%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.798ns (routing 1.450ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          4.188     5.998    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X49Y13         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     6.151 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_8__36/O
                         net (fo=1, routed)           0.572     6.723    design_1_i/sobel_hls_0/inst/frame_39_U/address1[5]
    RAMB18_X1Y5          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_39_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.798     3.014    design_1_i/sobel_hls_0/inst/frame_39_U/ap_clk
    RAMB18_X1Y5          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_39_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_45_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.554ns  (logic 1.866ns (28.471%)  route 4.688ns (71.529%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.830ns (routing 1.450ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          4.389     6.199    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X52Y14         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     6.255 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_8__34/O
                         net (fo=1, routed)           0.299     6.554    design_1_i/sobel_hls_0/inst/frame_45_U/address1[5]
    RAMB18_X2Y5          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_45_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.830     3.046    design_1_i/sobel_hls_0/inst/frame_45_U/ap_clk
    RAMB18_X2Y5          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_45_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_30_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.482ns  (logic 1.996ns (30.793%)  route 4.486ns (69.207%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.792ns (routing 1.450ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          4.235     6.045    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X47Y22         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.186     6.231 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_8__39/O
                         net (fo=1, routed)           0.251     6.482    design_1_i/sobel_hls_0/inst/frame_30_U/address1[5]
    RAMB18_X1Y8          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_30_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.792     3.008    design_1_i/sobel_hls_0/inst/frame_30_U/ap_clk
    RAMB18_X1Y8          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_30_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_46_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.866ns (29.563%)  route 4.446ns (70.437%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          4.215     6.025    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X51Y18         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     6.081 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_7__0/O
                         net (fo=1, routed)           0.231     6.312    design_1_i/sobel_hls_0/inst/frame_46_U/address1[5]
    RAMB18_X2Y6          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_46_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.829     3.045    design_1_i/sobel_hls_0/inst/frame_46_U/ap_clk
    RAMB18_X2Y6          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_46_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_38_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.178ns  (logic 1.961ns (31.742%)  route 4.217ns (68.258%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.797ns (routing 1.450ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          3.987     5.797    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X46Y18         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.151     5.948 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_7__5/O
                         net (fo=1, routed)           0.230     6.178    design_1_i/sobel_hls_0/inst/frame_38_U/address1[5]
    RAMB18_X1Y6          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_38_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.797     3.013    design_1_i/sobel_hls_0/inst/frame_38_U/ap_clk
    RAMB18_X1Y6          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_38_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_47_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.016ns  (logic 2.034ns (33.810%)  route 3.982ns (66.190%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          3.782     5.592    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X48Y18         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     5.816 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_7/O
                         net (fo=1, routed)           0.200     6.016    design_1_i/sobel_hls_0/inst/frame_47_U/address1[5]
    RAMB18_X1Y7          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_47_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.794     3.010    design_1_i/sobel_hls_0/inst/frame_47_U/ap_clk
    RAMB18_X1Y7          RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_47_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_19_U/ram0_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.981ns  (logic 1.948ns (32.572%)  route 4.033ns (67.428%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.793ns (routing 1.450ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=51, routed)          3.800     5.610    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[0]
    SLICE_X46Y53         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.138     5.748 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_8__18/O
                         net (fo=1, routed)           0.233     5.981    design_1_i/sobel_hls_0/inst/frame_19_U/address1[4]
    RAMB18_X1Y21         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_19_U/ram0_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.793     3.009    design_1_i/sobel_hls_0/inst/frame_19_U/ap_clk
    RAMB18_X1Y21         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_19_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/ram0_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 2.035ns (34.596%)  route 3.847ns (65.404%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=51, routed)          3.700     5.510    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[0]
    SLICE_X48Y53         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.225     5.735 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_9__32/O
                         net (fo=1, routed)           0.147     5.882    design_1_i/sobel_hls_0/inst/frame_6_U/address1[4]
    RAMB18_X1Y20         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_6_U/ram0_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        2.794     3.010    design_1_i/sobel_hls_0/inst/frame_6_U/ap_clk
    RAMB18_X1Y20         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_6_U/ram0_reg_bram_0/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_14_U/ram0_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.301ns (53.757%)  route 0.259ns (46.243%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.831ns (routing 0.971ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=51, routed)          0.160     0.440    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[4]
    SLICE_X28Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.021     0.461 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_4__21/O
                         net (fo=1, routed)           0.099     0.560    design_1_i/sobel_hls_0/inst/frame_14_U/address1[8]
    RAMB18_X0Y25         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_14_U/ram0_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.831     2.018    design_1_i/sobel_hls_0/inst/frame_14_U/ap_clk
    RAMB18_X0Y25         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_14_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_22_U/ram0_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.318ns (55.130%)  route 0.259ns (44.870%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.829ns (routing 0.971ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=51, routed)          0.201     0.481    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[1]
    SLICE_X27Y53         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.519 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_7__16/O
                         net (fo=1, routed)           0.058     0.577    design_1_i/sobel_hls_0/inst/frame_22_U/address1[5]
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_22_U/ram0_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.829     2.016    design_1_i/sobel_hls_0/inst/frame_22_U/ap_clk
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_22_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_15_U/ram0_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.317ns (53.878%)  route 0.271ns (46.122%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.828ns (routing 0.971ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=51, routed)          0.207     0.487    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[0]
    SLICE_X27Y58         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.037     0.524 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_9__45/O
                         net (fo=1, routed)           0.064     0.588    design_1_i/sobel_hls_0/inst/frame_15_U/address1[4]
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_15_U/ram0_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.828     2.015    design_1_i/sobel_hls_0/inst/frame_15_U/ap_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_15_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_22_U/ram0_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.317ns (53.181%)  route 0.279ns (46.819%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.829ns (routing 0.971ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=51, routed)          0.197     0.477    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[4]
    SLICE_X27Y53         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     0.514 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_4__16/O
                         net (fo=1, routed)           0.082     0.596    design_1_i/sobel_hls_0/inst/frame_22_U/address1[8]
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_22_U/ram0_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.829     2.016    design_1_i/sobel_hls_0/inst/frame_22_U/ap_clk
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_22_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_15_U/ram0_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.300ns (50.056%)  route 0.299ns (49.944%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.828ns (routing 0.971ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=51, routed)          0.207     0.487    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[4]
    SLICE_X27Y58         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.020     0.507 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_5__42/O
                         net (fo=1, routed)           0.092     0.599    design_1_i/sobel_hls_0/inst/frame_15_U/address1[8]
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_15_U/ram0_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.828     2.015    design_1_i/sobel_hls_0/inst/frame_15_U/ap_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_15_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_17_U/ram0_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.370ns (60.907%)  route 0.237ns (39.093%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.833ns (routing 0.971ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=51, routed)          0.159     0.439    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[0]
    SLICE_X27Y62         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.090     0.529 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_8__19/O
                         net (fo=1, routed)           0.078     0.607    design_1_i/sobel_hls_0/inst/frame_17_U/address1[4]
    RAMB18_X0Y24         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_17_U/ram0_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.833     2.020    design_1_i/sobel_hls_0/inst/frame_17_U/ap_clk
    RAMB18_X0Y24         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_17_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_16_U/ram0_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.301ns (49.525%)  route 0.307ns (50.475%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.826ns (routing 0.971ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=51, routed)          0.217     0.497    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[4]
    SLICE_X27Y48         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.021     0.518 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_4__20/O
                         net (fo=1, routed)           0.090     0.608    design_1_i/sobel_hls_0/inst/frame_16_U/address1[8]
    RAMB18_X0Y19         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_16_U/ram0_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.826     2.013    design_1_i/sobel_hls_0/inst/frame_16_U/ap_clk
    RAMB18_X0Y19         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_16_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_16_U/ram0_reg_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.317ns (51.075%)  route 0.304ns (48.925%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.826ns (routing 0.971ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[12])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<12>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<12>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[12]
                         net (fo=51, routed)          0.207     0.487    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[2]
    SLICE_X27Y48         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.037     0.524 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_6__20/O
                         net (fo=1, routed)           0.097     0.621    design_1_i/sobel_hls_0/inst/frame_16_U/address1[6]
    RAMB18_X0Y19         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_16_U/ram0_reg_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.826     2.013    design_1_i/sobel_hls_0/inst/frame_16_U/ap_clk
    RAMB18_X0Y19         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_16_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_17_U/ram0_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.301ns (48.312%)  route 0.322ns (51.688%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.833ns (routing 0.971ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=51, routed)          0.212     0.492    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[3]
    SLICE_X27Y62         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.021     0.513 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_5__19/O
                         net (fo=1, routed)           0.110     0.623    design_1_i/sobel_hls_0/inst/frame_17_U/address1[7]
    RAMB18_X0Y24         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_17_U/ram0_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.833     2.020    design_1_i/sobel_hls_0/inst/frame_17_U/ap_clk
    RAMB18_X0Y24         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_17_U/ram0_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_18_U/ram0_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.347ns (55.486%)  route 0.278ns (44.514%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.830ns (routing 0.971ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U59/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=51, routed)          0.208     0.488    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_0[0]
    SLICE_X27Y59         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.067     0.555 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/mul_8ns_10ns_17_1_1_U60/ram0_reg_bram_0_i_9__44/O
                         net (fo=1, routed)           0.070     0.625    design_1_i/sobel_hls_0/inst/frame_18_U/address1[4]
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_18_U/ram0_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3892, routed)        1.830     2.017    design_1_i/sobel_hls_0/inst/frame_18_U/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/sobel_hls_0/inst/frame_18_U/ram0_reg_bram_0/CLKBWRCLK





