<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_e4aa89a9</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_e4aa89a9'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_e4aa89a9')">rsnoc_z_H_R_G_G2_A_U_e4aa89a9</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.93</td>
<td class="s6 cl rt"><a href="mod777.html#Line" > 60.89</a></td>
<td class="s4 cl rt"><a href="mod777.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod777.html#Toggle" >  0.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod777.html#Branch" > 48.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod777.html#inst_tag_254136"  onclick="showContent('inst_tag_254136')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia</a></td>
<td class="s3 cl rt"> 38.93</td>
<td class="s6 cl rt"><a href="mod777.html#Line" > 60.89</a></td>
<td class="s4 cl rt"><a href="mod777.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod777.html#Toggle" >  0.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod777.html#Branch" > 48.86</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_e4aa89a9'>
<hr>
<a name="inst_tag_254136"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_254136" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.93</td>
<td class="s6 cl rt"><a href="mod777.html#Line" > 60.89</a></td>
<td class="s4 cl rt"><a href="mod777.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod777.html#Toggle" >  0.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod777.html#Branch" > 48.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.17</td>
<td class="s6 cl rt"> 66.80</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s0 cl rt">  3.97</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.74</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.71</td>
<td class="s5 cl rt"> 58.75</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.35</td>
<td class="wht cl rt"></td>
<td><a href="mod666.html#inst_tag_215936" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305341" id="tag_urg_inst_305341">Iba</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305342" id="tag_urg_inst_305342">Ica</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305343" id="tag_urg_inst_305343">Ioa</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1070.html#inst_tag_336602" id="tag_urg_inst_336602">uci7337ba030b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod901.html#inst_tag_298227" id="tag_urg_inst_298227">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254306" id="tag_urg_inst_254306">ud129</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159568" id="tag_urg_inst_159568">ud194</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159569" id="tag_urg_inst_159569">ud228</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254307" id="tag_urg_inst_254307">ud257</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159570" id="tag_urg_inst_159570">ud260</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod901.html#inst_tag_298226" id="tag_urg_inst_298226">ud51</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267229" id="tag_urg_inst_267229">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267228" id="tag_urg_inst_267228">ue128</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267227" id="tag_urg_inst_267227">ue193</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267231" id="tag_urg_inst_267231">ue218</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267230" id="tag_urg_inst_267230">ue760</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298421" id="tag_urg_inst_298421">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_e4aa89a9'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod777.html" >rsnoc_z_H_R_G_G2_A_U_e4aa89a9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>202</td><td>123</td><td>60.89</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>44131</td><td>22</td><td>5</td><td>22.73</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>44194</td><td>22</td><td>5</td><td>22.73</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44341</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44346</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44351</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44356</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44361</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44366</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44454</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44462</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44468</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44478</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44483</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44488</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44493</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44503</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44508</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44513</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44520</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44525</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44530</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44540</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44545</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44550</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44555</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44560</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44591</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>44614</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>44690</td><td>17</td><td>9</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44727</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44741</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44755</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44769</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44783</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44797</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44811</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44825</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44839</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44853</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44867</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44881</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44895</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44909</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44923</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44937</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
44130                   	,	.Req_Strm( 1'b0 )
44131      1/1          	,	.ReqRdy( TrnRdy )
44132      <font color = "red">0/1     ==>  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )</font>
44133      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
44134      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
44135      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
44136      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
44137      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
44138      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
44139      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
44140      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
44141      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( )</font>
44142      <font color = "red">0/1     ==>  	);</font>
44143      <font color = "red">0/1     ==>  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );</font>
44144      <font color = "red">0/1     ==>  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;</font>
44145      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
44146      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
44147      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( 1'b1 );</font>
44148      <font color = "red">0/1     ==>  		else if ( NextTrn )</font>
44149      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
44150      1/1          	rsnoc_z_H_R_G_T2_T_U_d2d7de3d It(
44151      1/1          		.AddrBase( IdInfo_0_AddrBase )
44152      1/1          	,	.Cmd_Echo( Req1_Echo )
44153                   	,	.Cmd_KeyId( Req1_KeyId )
44154                   	,	.Cmd_Len1( Req1_Len1 )
44155                   	,	.Cmd_Lock( Req1_Lock )
44156                   	,	.Cmd_OpcT( Req1_OpcT )
44157                   	,	.Cmd_RawAddr( Req1_RawAddr )
44158                   	,	.Cmd_RouteId( Req1_RouteId )
44159                   	,	.Cmd_Status( Req1_Status )
44160                   	,	.Cmd_User( Req1_User )
44161                   	,	.HitId( Translation_0_Id )
44162                   	,	.Pld_Data( Pld_Data )
44163                   	,	.Pld_Last( Pld_Last )
44164                   	,	.Rdy( TrnRdy )
44165                   	,	.Rx_Data( RxErr_Data )
44166                   	,	.Rx_Head( RxErr_Head )
44167                   	,	.Rx_Rdy( RxErr_Rdy )
44168                   	,	.Rx_Tail( RxErr_Tail )
44169                   	,	.Rx_Vld( RxErr_Vld )
44170                   	,	.Sys_Clk( Sys_Clk )
44171                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44172                   	,	.Sys_Clk_En( Sys_Clk_En )
44173                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44174                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44175                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44176                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44177                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
44178                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
44179                   	,	.Vld( TrnVld )
44180                   	);
44181                   	assign Req1_Addr = Req1_RawAddr;
44182                   	assign PipeIn_Addr = Req1_Addr;
44183                   	assign u_cb9b_0 = PipeIn_Addr;
44184                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
44185                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
44186                   	assign u_c4ee = Req1_Len1 [6:2];
44187                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
44188                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
44189                   	assign PipeIn_BurstType = Req1_BurstType;
44190                   	assign u_cb9b_1 = PipeIn_BurstType;
44191                   	assign u_cb9b_11 = PipeIn_Opc;
44192                   	assign PipeIn_Urg = Req1_Urg;
44193                   	assign u_cb9b_17 = PipeIn_Urg;
44194      1/1          	assign PipeIn_User = Req1_User;
44195      <font color = "red">0/1     ==>  	assign u_cb9b_19 = PipeIn_User;</font>
44196      <font color = "red">0/1     ==>  	assign PipeIn_Data = Pld_Data;</font>
44197      <font color = "red">0/1     ==>  	assign u_cb9b_2 = PipeIn_Data;</font>
44198      <font color = "red">0/1     ==>  	assign Req1_Fail = Req1_Status == 2'b11;</font>
44199      <font color = "red">0/1     ==>  	assign PipeIn_Fail = Req1_Fail;</font>
44200      <font color = "red">0/1     ==>  	assign u_cb9b_4 = PipeIn_Fail;</font>
44201      <font color = "red">0/1     ==>  	assign PipeIn_Head = ReqHead;</font>
44202      <font color = "red">0/1     ==>  	assign u_cb9b_6 = PipeIn_Head;</font>
44203      <font color = "red">0/1     ==>  	assign PipeIn_Last = Pld_Last;</font>
44204      <font color = "red">0/1     ==>  	assign u_cb9b_7 = PipeIn_Last;</font>
44205      <font color = "red">0/1     ==>  	assign PipeIn_Len1 = Req1_Len1;</font>
44206      <font color = "red">0/1     ==>  	assign u_cb9b_8 = PipeIn_Len1;</font>
44207      <font color = "red">0/1     ==>  	assign PipeIn_Lock = Req1_Lock;</font>
44208      <font color = "red">0/1     ==>  	assign u_cb9b_9 = PipeIn_Lock;</font>
44209      <font color = "red">0/1     ==>  	assign ReqVld = TrnVld &amp; ~ TrnGate;</font>
44210      <font color = "red">0/1     ==>  	assign PostRdy = GenLcl_Req_Rdy;</font>
44211      <font color = "red">0/1     ==>  	assign PipeOut_Urg = u_d4d9_17;</font>
44212      1/1          	assign PipeOut_Head = u_d4d9_6;
44213      1/1          	assign PipeOutHead = PipeOut_Head;
44214      1/1          	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
44215      1/1          	assign uReq1_Opc_caseSel =
44216                   		{		Req1_OpcT == 4'b0110
44217                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
44218                   			,	Req1_OpcT == 4'b0011
44219                   			,	Req1_OpcT == 4'b0010
44220      1/1          			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
44221      1/1          		}
44222      1/1          		;
44223      <font color = "red">0/1     ==>  	always @( uReq1_Opc_caseSel ) begin</font>
                        MISSING_ELSE
44224                   		case ( uReq1_Opc_caseSel )
44225                   			5'b00001 : Req1_Opc = 3'b000 ;
44226                   			5'b00010 : Req1_Opc = 3'b010 ;
44227                   			5'b00100 : Req1_Opc = 3'b001 ;
44228                   			5'b01000 : Req1_Opc = 3'b100 ;
44229                   			5'b10000 : Req1_Opc = 3'b101 ;
44230                   			default  : Req1_Opc = 3'b000 ;
44231                   		endcase
44232                   	end
44233                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
44234                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
44235                   		case ( uPipeIn_Opc_caseSel )
44236                   			3'b001  : PipeIn_Opc = 3'b000 ;
44237                   			3'b010  : PipeIn_Opc = 3'b000 ;
44238                   			3'b100  : PipeIn_Opc = 3'b100 ;
44239                   			3'b0    : PipeIn_Opc = Req1_Opc ;
44240                   			default : PipeIn_Opc = 3'b000 ;
44241                   		endcase
44242                   	end
44243                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
44244                   		.Rx_0( u_cb9b_0 )
44245                   	,	.Rx_1( u_cb9b_1 )
44246                   	,	.Rx_11( u_cb9b_11 )
44247                   	,	.Rx_14( 1'b0 )
44248                   	,	.Rx_15( 1'b0 )
44249                   	,	.Rx_17( u_cb9b_17 )
44250                   	,	.Rx_19( u_cb9b_19 )
44251                   	,	.Rx_2( u_cb9b_2 )
44252                   	,	.Rx_4( u_cb9b_4 )
44253                   	,	.Rx_6( u_cb9b_6 )
44254                   	,	.Rx_7( u_cb9b_7 )
44255                   	,	.Rx_8( u_cb9b_8 )
44256                   	,	.Rx_9( u_cb9b_9 )
44257                   	,	.RxRdy( ReqRdy )
44258                   	,	.RxVld( ReqVld )
44259                   	,	.Sys_Clk( Sys_Clk )
44260                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44261                   	,	.Sys_Clk_En( Sys_Clk_En )
44262                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44263                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44264                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44265                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44266                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
44267                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
44268                   	,	.Tx_0( u_d4d9_0 )
44269                   	,	.Tx_1( u_d4d9_1 )
44270                   	,	.Tx_11( u_d4d9_11 )
44271                   	,	.Tx_14( u_d4d9_14 )
44272                   	,	.Tx_15( u_d4d9_15 )
44273                   	,	.Tx_17( u_d4d9_17 )
44274                   	,	.Tx_19( u_d4d9_19 )
44275                   	,	.Tx_2( u_d4d9_2 )
44276                   	,	.Tx_4( u_d4d9_4 )
44277                   	,	.Tx_6( u_d4d9_6 )
44278                   	,	.Tx_7( u_d4d9_7 )
44279                   	,	.Tx_8( u_d4d9_8 )
44280                   	,	.Tx_9( u_d4d9_9 )
44281                   	,	.TxRdy( PipeOutRdy )
44282                   	,	.TxVld( PipeOutVld )
44283                   	);
44284                   	assign PipeOut_Addr = u_d4d9_0;
44285                   	assign GenLcl_Req_Addr = PipeOut_Addr;
44286                   	assign PipeOut_Data = u_d4d9_2;
44287                   	assign MyDatum = PipeOut_Data [35:0];
44288                   	assign MyData = { 2'b0 , MyDatum };
44289                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
44290                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
44291                   	);
44292                   	assign PipeOut_Fail = u_d4d9_4;
44293                   	assign NullBe = PipeOut_Fail;
44294                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
44295                   	assign GenLcl_Req_Vld = PostVld;
44296                   	assign PipeOut_Last = u_d4d9_7;
44297                   	assign GenLcl_Req_Last = PipeOut_Last;
44298                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
44299                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
44300                   	assign PipeOut_BurstType = u_d4d9_1;
44301                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
44302                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
44303                   	assign PipeOut_Len1 = u_d4d9_8;
44304                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
44305                   	assign PipeOut_Lock = u_d4d9_9;
44306                   	assign GenLcl_Req_Lock = PipeOut_Lock;
44307                   	assign PipeOut_Opc = u_d4d9_11;
44308                   	assign GenLcl_Req_Opc = PipeOut_Opc;
44309                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
44310                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
44311                   	assign PipeOut_SeqUnique = u_d4d9_15;
44312                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
44313                   	assign PipeOut_User = u_d4d9_19;
44314                   	assign GenLcl_Req_User = PipeOut_User;
44315                   	assign Rsp0_Rdy = Rsp1_Rdy;
44316                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
44317                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
44318                   		.Clk( Sys_Clk )
44319                   	,	.Clk_ClkS( Sys_Clk_ClkS )
44320                   	,	.Clk_En( Sys_Clk_En )
44321                   	,	.Clk_EnS( Sys_Clk_EnS )
44322                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
44323                   	,	.Clk_RstN( Sys_Clk_RstN )
44324                   	,	.Clk_Tm( Sys_Clk_Tm )
44325                   	,	.En( GenLcl_Req_Vld )
44326                   	,	.O( u_43f9 )
44327                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
44328                   	,	.Set( NullBe &amp; PipeOutHead )
44329                   	);
44330                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
44331                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
44332                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
44333                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
44334                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
44335                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
44336      1/1          	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
44337      1/1          	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
44338      1/1          	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
44339      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )</font>
                        MISSING_ELSE
44340                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
44341      1/1          	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
44342      1/1          	,	.GenLcl_Req_User( GenLcl_Req_User )
44343      1/1          	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
44344      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )</font>
                        MISSING_ELSE
44345                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
44346      1/1          	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
44347      1/1          	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
44348      1/1          	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
44349      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )</font>
                        MISSING_ELSE
44350                   	,	.GenPrt_Req_Addr( u_Req_Addr )
44351      1/1          	,	.GenPrt_Req_Be( u_Req_Be )
44352      1/1          	,	.GenPrt_Req_BurstType( u_Req_BurstType )
44353      1/1          	,	.GenPrt_Req_Data( u_Req_Data )
44354      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Last( u_Req_Last )</font>
                        MISSING_ELSE
44355                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
44356      1/1          	,	.GenPrt_Req_Lock( u_Req_Lock )
44357      1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
44358      1/1          	,	.GenPrt_Req_Rdy( u_Req_Rdy )
44359      <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
44360                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
44361      1/1          	,	.GenPrt_Req_User( u_Req_User )
44362      1/1          	,	.GenPrt_Req_Vld( u_Req_Vld )
44363      1/1          	,	.GenPrt_Rsp_Data( u_Rsp_Data )
44364      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Last( u_Rsp_Last )</font>
                        MISSING_ELSE
44365                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
44366      1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
44367      1/1          	,	.GenPrt_Rsp_Status( u_Rsp_Status )
44368      1/1          	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
44369      <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
44370                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
44371      1/1          		.GenLcl_Req_Addr( u_Req_Addr )
44372      1/1          	,	.GenLcl_Req_Be( u_Req_Be )
44373      1/1          	,	.GenLcl_Req_BurstType( u_Req_BurstType )
44374      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Data( u_Req_Data )</font>
                        MISSING_ELSE
44375                   	,	.GenLcl_Req_Last( u_Req_Last )
44376                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
44377                   	,	.GenLcl_Req_Lock( u_Req_Lock )
44378                   	,	.GenLcl_Req_Opc( u_Req_Opc )
44379                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
44380                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
44381                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
44382                   	,	.GenLcl_Req_User( u_Req_User )
44383                   	,	.GenLcl_Req_Vld( u_Req_Vld )
44384                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
44385                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
44386                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
44387                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
44388                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
44389                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
44390                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
44391                   	,	.GenPrt_Req_Be( Gen_Req_Be )
44392                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
44393                   	,	.GenPrt_Req_Data( Gen_Req_Data )
44394                   	,	.GenPrt_Req_Last( Gen_Req_Last )
44395                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
44396                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
44397                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
44398                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
44399                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
44400                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
44401                   	,	.GenPrt_Req_User( Gen_Req_User )
44402                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
44403                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
44404                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
44405                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
44406                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
44407                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
44408                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
44409                   	,	.Sys_Clk( Sys_Clk )
44410                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44411                   	,	.Sys_Clk_En( Sys_Clk_En )
44412                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44413                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44414                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44415                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44416                   	,	.Sys_Pwr_Idle( u_70_Idle )
44417                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
44418                   	);
44419                   	assign IdInfo_0_Id = Translation_0_Id;
44420                   	assign IdInfo_1_Id = Req1_KeyId;
44421                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
44422                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
44423                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44424                   		if ( ! Sys_Clk_RstN )
44425                   			Load &lt;= #1.0 ( 2'b0 );
44426                   		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
44427                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
44428                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44429                   		if ( ! Sys_Clk_RstN )
44430                   			NoPendingTrans &lt;= #1.0 ( 1'b1 );
44431                   		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
44432                   	assign RxInt_Rdy = RxIn_Rdy;
44433                   	assign Rx_Rdy = RxInt_Rdy;
44434                   	assign WakeUp_Rx = Rx_Vld;
44435                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
44436                   	assign u_f14a = RxIn_Data [106:93];
44437                   	assign Translation_0_Aperture = u_f14a [13:5];
44438                   	assign TxBypData = TxIn_Data [37:0];
44439                   	assign TxLcl_Data =
44440                   		{			{	TxIn_Data [107]
44441                   			,	TxIn_Data [106:93]
44442                   			,	TxIn_Data [92:89]
44443                   			,	TxIn_Data [88:87]
44444                   			,	TxIn_Data [86:80]
44445                   			,	TxIn_Data [79:49]
44446                   			,	TxIn_Data [48:41]
44447                   			,	TxIn_Data [40:38]
44448                   			}
44449                   		,
44450                   		TxBypData
44451                   		};
44452                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
44453                   	assign TxLcl_Head = TxIn_Head;
44454      1/1          	assign Tx_Head = TxLcl_Head;
44455      1/1          	assign TxLcl_Tail = TxIn_Tail;
44456      1/1          	assign Tx_Tail = TxLcl_Tail;
44457      <font color = "red">0/1     ==>  	assign TxLcl_Vld = TxIn_Vld;</font>
                        MISSING_ELSE
44458                   	assign Tx_Vld = TxLcl_Vld;
44459                   	assign WakeUp_Other = 1'b0;
44460                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
44461                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
44462      1/1          	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
44463      1/1          	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
44464      1/1          	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
44465      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;</font>
                        MISSING_ELSE
44466                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
44467                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
44468      1/1          	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
44469      1/1          	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
44470      1/1          	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
44471      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;</font>
                        MISSING_ELSE
44472                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
44473      1/1          	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
44474      1/1          	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
44475      1/1          	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
44476      <font color = "red">0/1     ==>  	assign u_fd35_Hdr_Lock = TxIn_Data [107];</font>
                        MISSING_ELSE
44477                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
44478      1/1          	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
44479      1/1          	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
44480      1/1          	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
44481      <font color = "red">0/1     ==>  	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;</font>
                        MISSING_ELSE
44482                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
44483      1/1          	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
44484      1/1          	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
44485      1/1          	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
44486      <font color = "red">0/1     ==>  	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];</font>
                        MISSING_ELSE
44487                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
44488      1/1          	assign u_a9bf_Data_Last = RxIn_Data [37];
44489      1/1          	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
44490      1/1          	assign u_a9bf_Data_Err = RxIn_Data [36];
44491      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;</font>
                        MISSING_ELSE
44492                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
44493      1/1          	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
44494      1/1          	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
44495      1/1          	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
44496      <font color = "red">0/1     ==>  	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];</font>
                        MISSING_ELSE
44497                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
44498      1/1          	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
44499      1/1          	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
44500      1/1          	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
44501      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;</font>
                        MISSING_ELSE
44502                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
44503      1/1          	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
44504      1/1          	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
44505      1/1          	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
44506      <font color = "red">0/1     ==>  	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];</font>
                        MISSING_ELSE
44507                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
44508      1/1          	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
44509      1/1          	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
44510      1/1          	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
44511      <font color = "red">0/1     ==>  	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;</font>
                        MISSING_ELSE
44512                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
44513      1/1          	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
44514      1/1          	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
44515      1/1          	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
44516      <font color = "red">0/1     ==>  	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];</font>
                        MISSING_ELSE
44517                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
44518                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
44519                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
44520      1/1          	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
44521      1/1          	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
44522      1/1          	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
44523      <font color = "red">0/1     ==>  	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;</font>
                        MISSING_ELSE
44524                   	assign u_fd35_Data_Last = TxIn_Data [37];
44525      1/1          	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
44526      1/1          	assign u_fd35_Data_Err = TxIn_Data [36];
44527      1/1          	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
44528      <font color = "red">0/1     ==>  	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];</font>
                        MISSING_ELSE
44529                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
44530      1/1          	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
44531      1/1          	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
44532      1/1          	assign u_5ddf = CxtUsed;
44533      <font color = "red">0/1     ==>  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;</font>
                        MISSING_ELSE
44534                   	// synopsys translate_off
44535      1/1          	// synthesis translate_off
44536      1/1          	always @( posedge Sys_Clk )
44537      1/1          		if ( Sys_Clk == 1'b1 )
44538      <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin</font>
                        MISSING_ELSE
44539                   				dontStop = 0;
44540      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
44541      1/1          				if (!dontStop) begin
44542      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
44543      <font color = "red">0/1     ==>  					$stop;</font>
                        MISSING_ELSE
44544                   				end
44545      1/1          			end
44546      1/1          	// synthesis translate_on
44547      1/1          	// synopsys translate_on
44548      <font color = "red">0/1     ==>  	endmodule</font>
                        MISSING_ELSE
44549                   
44550      1/1          
44551      1/1          
44552      1/1          // FlexNoC version    : 4.7.0
44553      <font color = "red">0/1     ==>  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd</font>
                        MISSING_ELSE
44554                   // Exported Structure : /Specification.Architecture.Structure
44555      1/1          // ExportOption       : /verilog
44556      1/1          
44557      1/1          `timescale 1ps/1ps
44558      <font color = "red">0/1     ==>  module rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ( Clk , Clk_ClkS , Clk_En , Clk_EnS , Clk_RetRstN , Clk_RstN , Clk_Tm , O , Reset , Set );</font>
                        MISSING_ELSE
44559                   	input   Clk         ;
44560      1/1          	input   Clk_ClkS    ;
44561      1/1          	input   Clk_En      ;
44562      1/1          	input   Clk_EnS     ;
44563      <font color = "red">0/1     ==>  	input   Clk_RetRstN ;</font>
                        MISSING_ELSE
44564                   	input   Clk_RstN    ;
44565                   	input   Clk_Tm      ;
44566                   	output  O           ;
44567                   	input   Reset       ;
44568                   	input   Set         ;
44569                   	wire  RegIn ;
44570                   	reg   O     ;
44571                   	assign RegIn = O &amp; ~ Reset | Set;
44572                   	always @( posedge Clk or negedge Clk_RstN )
44573                   		if ( ! Clk_RstN )
44574                   			O &lt;= #1.0 ( 1'b0 );
44575                   		else	O &lt;= #1.0 ( RegIn );
44576                   endmodule
44577                   
44578                   `timescale 1ps/1ps
44579      1/1          module rsnoc_z_H_R_U_P_N_0eaa6265_A331 (
44580      1/1          	Rx_Ctl
44581      1/1          ,	Rx_Decode
44582      <font color = "red">0/1     ==>  ,	RxRdy</font>
                        MISSING_ELSE
44583                   ,	RxVld
44584                   ,	Sys_Clk
44585      1/1          ,	Sys_Clk_ClkS
44586      1/1          ,	Sys_Clk_En
44587      1/1          ,	Sys_Clk_EnS
44588      <font color = "red">0/1     ==>  ,	Sys_Clk_RetRstN</font>
                        MISSING_ELSE
44589                   ,	Sys_Clk_RstN
44590                   ,	Sys_Clk_Tm
44591      1/1          ,	Sys_Pwr_Idle
44592      1/1          ,	Sys_Pwr_WakeUp
44593      1/1          ,	Tx_Ctl
44594      <font color = "red">0/1     ==>  ,	Tx_Decode</font>
                        MISSING_ELSE
44595                   ,	TxRdy
44596                   ,	TxVld
44597                   );
44598                   	input  [32:0] Rx_Ctl          ;
44599                   	input         Rx_Decode       ;
44600                   	output        RxRdy           ;
44601                   	input         RxVld           ;
44602                   	input         Sys_Clk         ;
44603                   	input         Sys_Clk_ClkS    ;
44604                   	input         Sys_Clk_En      ;
44605                   	input         Sys_Clk_EnS     ;
44606                   	input         Sys_Clk_RetRstN ;
44607                   	input         Sys_Clk_RstN    ;
44608                   	input         Sys_Clk_Tm      ;
44609                   	output        Sys_Pwr_Idle    ;
44610                   	output        Sys_Pwr_WakeUp  ;
44611                   	output [32:0] Tx_Ctl          ;
44612                   	output        Tx_Decode       ;
44613                   	input         TxRdy           ;
44614      1/1          	output        TxVld           ;
44615      <font color = "red">0/1     ==>  	reg  dontStop ;</font>
44616      1/1          	assign RxRdy = TxRdy;
44617      <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = 1'b1;</font>
44618      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
44619      <font color = "red">0/1     ==>  	assign Tx_Ctl = Rx_Ctl;</font>
44620      1/1          	assign Tx_Decode = Rx_Decode;
44621      <font color = "red">0/1     ==>  	assign TxVld = RxVld;</font>
44622      1/1          	// synopsys translate_off
44623                   	// synthesis translate_off
44624                   	always @( posedge Sys_Clk )
44625                   		if ( Sys_Clk == 1'b1 )
44626                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
44627                   				dontStop = 0;
44628                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
44629                   				if (!dontStop) begin
44630                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
44631                   					$stop;
44632                   				end
44633                   			end
44634                   	// synthesis translate_on
44635                   	// synopsys translate_on
44636                   	endmodule
44637                   
44638                   `timescale 1ps/1ps
44639                   module rsnoc_z_H_R_U_P_F_e9f49272_A332 (
44640                   	Rx_Ctl
44641                   ,	Rx_Valid
44642                   ,	RxRdy
44643                   ,	RxVld
44644                   ,	Sys_Clk
44645                   ,	Sys_Clk_ClkS
44646                   ,	Sys_Clk_En
44647                   ,	Sys_Clk_EnS
44648                   ,	Sys_Clk_RetRstN
44649                   ,	Sys_Clk_RstN
44650                   ,	Sys_Clk_Tm
44651                   ,	Sys_Pwr_Idle
44652                   ,	Sys_Pwr_WakeUp
44653                   ,	Tx_Ctl
44654                   ,	Tx_Valid
44655                   ,	TxRdy
44656                   ,	TxVld
44657                   );
44658                   	input  [32:0] Rx_Ctl          ;
44659                   	input  [1:0]  Rx_Valid        ;
44660                   	output        RxRdy           ;
44661                   	input         RxVld           ;
44662                   	input         Sys_Clk         ;
44663                   	input         Sys_Clk_ClkS    ;
44664                   	input         Sys_Clk_En      ;
44665                   	input         Sys_Clk_EnS     ;
44666                   	input         Sys_Clk_RetRstN ;
44667                   	input         Sys_Clk_RstN    ;
44668                   	input         Sys_Clk_Tm      ;
44669                   	output        Sys_Pwr_Idle    ;
44670                   	output        Sys_Pwr_WakeUp  ;
44671                   	output [32:0] Tx_Ctl          ;
44672                   	output [1:0]  Tx_Valid        ;
44673                   	input         TxRdy           ;
44674                   	output        TxVld           ;
44675                   	reg  [32:0] u_14a       ;
44676                   	reg  [1:0]  u_1991      ;
44677                   	wire        CeVld       ;
44678                   	wire [32:0] RxInt_Ctl   ;
44679                   	wire [1:0]  RxInt_Valid ;
44680                   	reg         TxVld       ;
44681                   	reg         dontStop    ;
44682                   	assign RxRdy = ( ~ TxVld | TxRdy );
44683                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44684                   		if ( ! Sys_Clk_RstN )
44685                   			TxVld &lt;= #1.0 ( 1'b0 );
44686                   		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
44687                   	assign Sys_Pwr_Idle = ~ TxVld;
44688                   	assign Sys_Pwr_WakeUp = 1'b0;
44689                   	assign RxInt_Ctl = Rx_Ctl;
44690      1/1          	assign CeVld = RxVld | TxVld;
44691      <font color = "red">0/1     ==>  	assign Tx_Ctl = u_14a;</font>
44692      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44693      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
44694      1/1          			u_14a &lt;= #1.0 ( 33'b0 );
44695      <font color = "red">0/1     ==>  		else if ( CeVld &amp; RxRdy )</font>
44696      1/1          			u_14a &lt;= #1.0 ( RxInt_Ctl );
44697      <font color = "red">0/1     ==>  	assign RxInt_Valid = Rx_Valid;</font>
44698      1/1          	assign Tx_Valid = u_1991;
44699      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
44700      1/1          		if ( ! Sys_Clk_RstN )
44701      <font color = "red">0/1     ==>  			u_1991 &lt;= #1.0 ( 2'b0 );</font>
44702      1/1          		else if ( CeVld &amp; RxRdy )
44703      <font color = "red">0/1     ==>  			u_1991 &lt;= #1.0 ( RxInt_Valid );</font>
44704      1/1          	// synopsys translate_off
44705      <font color = "red">0/1     ==>  	// synthesis translate_off</font>
44706      1/1          	always @( posedge Sys_Clk )
44707                   		if ( Sys_Clk == 1'b1 )
44708                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
44709                   				dontStop = 0;
44710                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
44711                   				if (!dontStop) begin
44712                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
44713      <font color = "grey">unreachable  </font>					$stop;
44714      <font color = "grey">unreachable  </font>				end
44715      <font color = "grey">unreachable  </font>			end
44716      <font color = "grey">unreachable  </font>	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
44717      <font color = "grey">unreachable  </font>	// synopsys translate_on
44718      <font color = "grey">unreachable  </font>	endmodule
44719      <font color = "grey">unreachable  </font>
44720                   `timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
44721                   module rsnoc_z_H_R_U_P_B_bf1d5a78_A1 (
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44722                   	Rx_Err
44723                   ,	RxRdy
44724                   ,	RxVld
44725                   ,	Sys_Clk
44726                   ,	Sys_Clk_ClkS
44727      <font color = "grey">unreachable  </font>,	Sys_Clk_En
44728      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
44729      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
44730      <font color = "grey">unreachable  </font>,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
44731      <font color = "grey">unreachable  </font>,	Sys_Clk_Tm
44732      <font color = "grey">unreachable  </font>,	Sys_Pwr_Idle
44733      <font color = "grey">unreachable  </font>,	Sys_Pwr_WakeUp
44734                   ,	Tx_Err
                   <font color = "red">==>  MISSING_ELSE</font>
44735                   ,	TxRdy
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44736                   ,	TxVld
44737                   );
44738                   	input   Rx_Err          ;
44739                   	output  RxRdy           ;
44740                   	input   RxVld           ;
44741      <font color = "grey">unreachable  </font>	input   Sys_Clk         ;
44742      <font color = "grey">unreachable  </font>	input   Sys_Clk_ClkS    ;
44743      <font color = "grey">unreachable  </font>	input   Sys_Clk_En      ;
44744      <font color = "grey">unreachable  </font>	input   Sys_Clk_EnS     ;
                   <font color = "red">==>  MISSING_ELSE</font>
44745      <font color = "grey">unreachable  </font>	input   Sys_Clk_RetRstN ;
44746      <font color = "grey">unreachable  </font>	input   Sys_Clk_RstN    ;
44747      <font color = "grey">unreachable  </font>	input   Sys_Clk_Tm      ;
44748                   	output  Sys_Pwr_Idle    ;
                   <font color = "red">==>  MISSING_ELSE</font>
44749                   	output  Sys_Pwr_WakeUp  ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44750                   	output  Tx_Err          ;
44751                   	input   TxRdy           ;
44752                   	output  TxVld           ;
44753                   	reg   Full      ;
44754                   	reg   Reg_Err   ;
44755      <font color = "grey">unreachable  </font>	wire  RxInt_Err ;
44756      <font color = "grey">unreachable  </font>	reg   dontStop  ;
44757      <font color = "grey">unreachable  </font>	assign TxVld = ( Full | RxVld &amp; RxRdy );
44758      <font color = "grey">unreachable  </font>	assign RxRdy = ~ Full;
                   <font color = "red">==>  MISSING_ELSE</font>
44759      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44760      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
44761      <font color = "grey">unreachable  </font>			Full &lt;= #1.0 ( 1'b0 );
44762                   		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
                   <font color = "red">==>  MISSING_ELSE</font>
44763                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44764                   	assign Sys_Pwr_WakeUp = 1'b0;
44765                   	assign RxInt_Err = Full ? Reg_Err : Rx_Err;
44766                   	assign Tx_Err = RxInt_Err;
44767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44768                   		if ( ! Sys_Clk_RstN )
44769      <font color = "grey">unreachable  </font>			Reg_Err &lt;= #1.0 ( 1'b0 );
44770      <font color = "grey">unreachable  </font>		else if ( RxVld &amp; RxRdy )
44771      <font color = "grey">unreachable  </font>			Reg_Err &lt;= #1.0 ( Rx_Err );
44772      <font color = "grey">unreachable  </font>	// synopsys translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
44773      <font color = "grey">unreachable  </font>	// synthesis translate_off
44774      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk )
44775      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
44776                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
                   <font color = "red">==>  MISSING_ELSE</font>
44777                   				dontStop = 0;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44778                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
44779                   				if (!dontStop) begin
44780                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
44781                   					$stop;
44782                   				end
44783      <font color = "grey">unreachable  </font>			end
44784      <font color = "grey">unreachable  </font>	// synthesis translate_on
44785      <font color = "grey">unreachable  </font>	// synopsys translate_on
44786      <font color = "grey">unreachable  </font>	endmodule
                   <font color = "red">==>  MISSING_ELSE</font>
44787      <font color = "grey">unreachable  </font>
44788      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
44789      <font color = "grey">unreachable  </font>module rsnoc_z_H_R_U_F_U_8d7dfeef_A6 (
44790                   	Count
                   <font color = "red">==>  MISSING_ELSE</font>
44791                   ,	Rx_Data
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44792                   ,	RxRdy
44793                   ,	RxVld
44794                   ,	Sys_Clk
44795                   ,	Sys_Clk_ClkS
44796                   ,	Sys_Clk_En
44797      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
44798      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
44799      <font color = "grey">unreachable  </font>,	Sys_Clk_RstN
44800      <font color = "grey">unreachable  </font>,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
44801      <font color = "grey">unreachable  </font>,	Sys_Pwr_Idle
44802      <font color = "grey">unreachable  </font>,	Sys_Pwr_WakeUp
44803      <font color = "grey">unreachable  </font>,	Tx_Data
44804                   ,	TxRdy
                   <font color = "red">==>  MISSING_ELSE</font>
44805                   ,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44806                   );
44807                   	output       Count           ;
44808                   	input  [5:0] Rx_Data         ;
44809                   	output       RxRdy           ;
44810                   	input        RxVld           ;
44811      <font color = "grey">unreachable  </font>	input        Sys_Clk         ;
44812      <font color = "grey">unreachable  </font>	input        Sys_Clk_ClkS    ;
44813      <font color = "grey">unreachable  </font>	input        Sys_Clk_En      ;
44814      <font color = "grey">unreachable  </font>	input        Sys_Clk_EnS     ;
                   <font color = "red">==>  MISSING_ELSE</font>
44815      <font color = "grey">unreachable  </font>	input        Sys_Clk_RetRstN ;
44816      <font color = "grey">unreachable  </font>	input        Sys_Clk_RstN    ;
44817      <font color = "grey">unreachable  </font>	input        Sys_Clk_Tm      ;
44818                   	output       Sys_Pwr_Idle    ;
                   <font color = "red">==>  MISSING_ELSE</font>
44819                   	output       Sys_Pwr_WakeUp  ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44820                   	output [5:0] Tx_Data         ;
44821                   	input        TxRdy           ;
44822                   	output       TxVld           ;
44823                   	wire       CountEn   ;
44824                   	wire       Empty     ;
44825      <font color = "grey">unreachable  </font>	wire       Full      ;
44826      <font color = "grey">unreachable  </font>	wire [5:0] RdData    ;
44827      <font color = "grey">unreachable  </font>	reg  [5:0] RegData_0 ;
44828      <font color = "grey">unreachable  </font>	wire       RegWr     ;
                   <font color = "red">==>  MISSING_ELSE</font>
44829      <font color = "grey">unreachable  </font>	wire [5:0] RxData    ;
44830      <font color = "grey">unreachable  </font>	wire [5:0] TxData    ;
44831      <font color = "grey">unreachable  </font>	wire [1:0] WrPtr     ;
44832                   	wire [1:0] WrPtrAlm  ;
                   <font color = "red">==>  MISSING_ELSE</font>
44833                   	wire       WrPtrWrap ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44834                   	reg        Count     ;
44835                   	assign Full = Count == 1'b1;
44836                   	assign Empty = Count == 1'b0;
44837                   	assign CountEn = ( ~ Full | TxRdy ) &amp; ( ~ Empty | RxVld );
44838                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44839      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
44840      <font color = "grey">unreachable  </font>			Count &lt;= #1.0 ( 1'b0 );
44841      <font color = "grey">unreachable  </font>		else if ( CountEn )
44842      <font color = "grey">unreachable  </font>			Count &lt;= #1.0 ( ( Count + RxVld ) - TxRdy );
                   <font color = "red">==>  MISSING_ELSE</font>
44843      <font color = "grey">unreachable  </font>	assign RxRdy = ~ Full | TxRdy;
44844      <font color = "grey">unreachable  </font>	assign Sys_Pwr_Idle = Empty;
44845      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp = 1'b0;
44846                   	assign RxData = Rx_Data;
                   <font color = "red">==>  MISSING_ELSE</font>
44847                   	assign RegWr = RxVld &amp; ( Empty &amp; ~ TxRdy | Full &amp; TxRdy | ~ Empty &amp; ~ Full );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44848                   	assign WrPtrAlm = { 1'b0 , Count };
44849                   	assign WrPtrWrap = WrPtrAlm &gt;= 2'b01;
44850                   	assign WrPtr = WrPtrWrap ? WrPtrAlm - 2'b01 : WrPtrAlm;
44851                   	assign RdData = RegData_0;
44852                   	assign TxData = Empty ? RxData : RdData;
44853      <font color = "grey">unreachable  </font>	assign Tx_Data = TxData;
44854      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44855      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
44856      <font color = "grey">unreachable  </font>			RegData_0 &lt;= #1.0 ( 6'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
44857      <font color = "grey">unreachable  </font>		else if ( RegWr &amp; WrPtr == 2'b0 )
44858      <font color = "grey">unreachable  </font>			RegData_0 &lt;= #1.0 ( RxData );
44859      <font color = "grey">unreachable  </font>	assign TxVld = ~ Empty | RxVld;
44860                   endmodule
                   <font color = "red">==>  MISSING_ELSE</font>
44861                   
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44862                   `timescale 1ps/1ps
44863                   module rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 (
44864                   	Rx_Data
44865                   ,	Rx_Err
44866                   ,	RxRdy
44867      <font color = "grey">unreachable  </font>,	RxVld
44868      <font color = "grey">unreachable  </font>,	Sys_Clk
44869      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
44870      <font color = "grey">unreachable  </font>,	Sys_Clk_En
                   <font color = "red">==>  MISSING_ELSE</font>
44871      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
44872      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
44873      <font color = "grey">unreachable  </font>,	Sys_Clk_RstN
44874                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
44875                   ,	Sys_Pwr_Idle
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44876                   ,	Sys_Pwr_WakeUp
44877                   ,	Tx_Data
44878                   ,	Tx_Err
44879                   ,	TxRdy
44880                   ,	TxVld
44881      <font color = "grey">unreachable  </font>);
44882      <font color = "grey">unreachable  </font>	input  [31:0] Rx_Data         ;
44883      <font color = "grey">unreachable  </font>	input         Rx_Err          ;
44884      <font color = "grey">unreachable  </font>	output        RxRdy           ;
                   <font color = "red">==>  MISSING_ELSE</font>
44885      <font color = "grey">unreachable  </font>	input         RxVld           ;
44886      <font color = "grey">unreachable  </font>	input         Sys_Clk         ;
44887      <font color = "grey">unreachable  </font>	input         Sys_Clk_ClkS    ;
44888                   	input         Sys_Clk_En      ;
                   <font color = "red">==>  MISSING_ELSE</font>
44889                   	input         Sys_Clk_EnS     ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44890                   	input         Sys_Clk_RetRstN ;
44891                   	input         Sys_Clk_RstN    ;
44892                   	input         Sys_Clk_Tm      ;
44893                   	output        Sys_Pwr_Idle    ;
44894                   	output        Sys_Pwr_WakeUp  ;
44895      <font color = "grey">unreachable  </font>	output [31:0] Tx_Data         ;
44896      <font color = "grey">unreachable  </font>	output        Tx_Err          ;
44897      <font color = "grey">unreachable  </font>	input         TxRdy           ;
44898      <font color = "grey">unreachable  </font>	output        TxVld           ;
                   <font color = "red">==>  MISSING_ELSE</font>
44899      <font color = "grey">unreachable  </font>	reg         Full       ;
44900      <font color = "grey">unreachable  </font>	reg  [31:0] Reg_Data   ;
44901      <font color = "grey">unreachable  </font>	reg         Reg_Err    ;
44902                   	wire [31:0] RxInt_Data ;
                   <font color = "red">==>  MISSING_ELSE</font>
44903                   	wire        RxInt_Err  ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44904                   	reg         dontStop   ;
44905                   	assign TxVld = ( Full | RxVld &amp; RxRdy );
44906                   	assign RxRdy = ~ Full;
44907                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44908                   		if ( ! Sys_Clk_RstN )
44909      <font color = "grey">unreachable  </font>			Full &lt;= #1.0 ( 1'b0 );
44910      <font color = "grey">unreachable  </font>		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
44911      <font color = "grey">unreachable  </font>	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
44912      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp = 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
44913      <font color = "grey">unreachable  </font>	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
44914      <font color = "grey">unreachable  </font>	assign Tx_Data = RxInt_Data;
44915      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44916                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
44917                   			Reg_Data &lt;= #1.0 ( 32'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44918                   		else if ( RxVld &amp; RxRdy )
44919                   			Reg_Data &lt;= #1.0 ( Rx_Data );
44920                   	assign RxInt_Err = Full ? Reg_Err : Rx_Err;
44921                   	assign Tx_Err = RxInt_Err;
44922                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44923      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
44924      <font color = "grey">unreachable  </font>			Reg_Err &lt;= #1.0 ( 1'b0 );
44925      <font color = "grey">unreachable  </font>		else if ( RxVld &amp; RxRdy )
44926      <font color = "grey">unreachable  </font>			Reg_Err &lt;= #1.0 ( Rx_Err );
                   <font color = "red">==>  MISSING_ELSE</font>
44927      <font color = "grey">unreachable  </font>	// synopsys translate_off
44928      <font color = "grey">unreachable  </font>	// synthesis translate_off
44929      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk )
44930                   		if ( Sys_Clk == 1'b1 )
                   <font color = "red">==>  MISSING_ELSE</font>
44931                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
44932                   				dontStop = 0;
44933                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
44934                   				if (!dontStop) begin
44935                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
44936                   					$stop;
44937      <font color = "grey">unreachable  </font>				end
44938      <font color = "grey">unreachable  </font>			end
44939      <font color = "grey">unreachable  </font>	// synthesis translate_on
44940      <font color = "grey">unreachable  </font>	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
44941      <font color = "grey">unreachable  </font>	endmodule
44942      <font color = "grey">unreachable  </font>
44943      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
44944                   module rsnoc_z_H_R_U_P_N_3645e9c8_A03240 (
                   <font color = "red">==>  MISSING_ELSE</font>
44945                   	Rx_Be
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod777.html" >rsnoc_z_H_R_G_G2_A_U_e4aa89a9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44305
 EXPRESSION (u_244 ? u_bb2b : u_ac19)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44310
 EXPRESSION (u_ff23 ? ((OrdCam_0_PndCnt + 4'b1)) : ((OrdCam_0_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44313
 EXPRESSION (u_8bca ? ((OrdCam_1_PndCnt + 4'b1)) : ((OrdCam_1_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44316
 EXPRESSION (u_ad2f ? ((OrdCam_2_PndCnt + 4'b1)) : ((OrdCam_2_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44319
 EXPRESSION (u_eec8 ? ((OrdCam_3_PndCnt + 4'b1)) : ((OrdCam_3_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44322
 EXPRESSION (u_5e34 ? ((OrdCam_4_PndCnt + 4'b1)) : ((OrdCam_4_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44325
 EXPRESSION (u_f2f ? ((OrdCam_5_PndCnt + 4'b1)) : ((OrdCam_5_PndCnt - 4'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44328
 EXPRESSION (u_e519 ? ((OrdCam_6_PndCnt + 4'b1)) : ((OrdCam_6_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44331
 EXPRESSION (u_d022 ? ((OrdCam_7_PndCnt + 4'b1)) : ((OrdCam_7_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44451
 EXPRESSION (First ? Cxt_Id : Cxt_IdR)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44582
 EXPRESSION (CmdRx_StrmType ? u_8ebf[0] : Len1W[0])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod777.html" >rsnoc_z_H_R_G_G2_A_U_e4aa89a9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">250</td>
<td class="rt">4</td>
<td class="rt">1.60  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2210</td>
<td class="rt">11</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1105</td>
<td class="rt">6</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1105</td>
<td class="rt">5</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">88</td>
<td class="rt">4</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">828</td>
<td class="rt">11</td>
<td class="rt">1.33  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">414</td>
<td class="rt">6</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">414</td>
<td class="rt">5</td>
<td class="rt">1.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1382</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">691</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">691</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyCxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_10[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1380</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1674[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_17dd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1a73[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1b06</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1cc5[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_21c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_244</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2bb8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ce7[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3aa8[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3f3e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_41b9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_47de[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48c1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c7f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d1c[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d47[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_50[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5190</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5421[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_542d[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e34</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6521[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6553[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cc7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cd9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f58[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f5a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_74fb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bca</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8ebf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_90e4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93a9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a157</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ad2f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_af3f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c082</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d022</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4ea</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d817</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db1e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_deaf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e4e1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e519</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e936[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e98d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e9c5[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eec8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f2f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc39[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ff23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AllocatedBufId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_SubWordInterleave</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FreeBufCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FreeBuffVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_BufAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_BufId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdIdDec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Free[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_ValMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchIdMask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PathZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RaBRequired</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_BufAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_OrdId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_BufAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_SubWordInterleave_caseSel[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod777.html" >rsnoc_z_H_R_G_G2_A_U_e4aa89a9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">176</td>
<td class="rt">86</td>
<td class="rt">48.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44305</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44310</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44313</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44316</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44319</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44322</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44325</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44328</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44331</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44451</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">44131</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">44194</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44341</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44346</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44351</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44356</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44361</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44366</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44371</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44454</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44462</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44468</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44478</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44483</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44488</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44493</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44498</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44503</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44508</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44513</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44520</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44525</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44530</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44535</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44540</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44545</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44550</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44555</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44560</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">44579</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44591</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">44614</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">44690</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44305      	assign PipeOut_Lock = u_d4d9_9;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_244) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44310      	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_ff23) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44313      	assign PipeOut_User = u_d4d9_19;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_8bca) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44316      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_ad2f) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44319      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
44320      	,	.Clk_En( Sys_Clk_En )
           	 	                     
44321      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
44322      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
44323      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
44324      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
44325      	,	.En( GenLcl_Req_Vld )
           	 	                     
44326      	,	.O( u_43f9 )
           	 	            
44327      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
44328      	,	.Set( NullBe & PipeOutHead )
           	 	                            
44329      	);
           	  
44330      	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
           	                                        
44331      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
44332      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
44333      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
44334      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
44335      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
44336      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
44337      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
44338      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
44339      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
44340      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
44341      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
44342      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
44343      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
44344      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
44345      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
44346      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
44347      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
44348      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
44349      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
44350      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
44351      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
44352      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
44353      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
44354      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
44355      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
44356      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
44357      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
44358      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
44359      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44360      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44361      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
44362      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
44363      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
44364      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
44365      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44366      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44367      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
44368      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44369      	);
           	  
44370      	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
           	                                            
44371      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
44372      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
44373      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
44374      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
44375      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
44376      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
44377      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
44378      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
44379      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
44380      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44381      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44382      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
44383      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
44384      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
44385      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
44386      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44387      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44388      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
44389      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44390      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
44391      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
44392      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
44393      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
44394      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
44395      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
44396      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
44397      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
44398      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
44399      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
44400      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
44401      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
44402      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
44403      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
44404      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
44405      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
44406      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
44407      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
44408      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
44409      	,	.Sys_Clk( Sys_Clk )
           	 	                   
44410      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
44411      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
44412      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
44413      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
44414      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
44415      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
44416      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
44417      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
44418      	);
           	  
44419      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
44420      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
44421      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44322      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
44323      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
44324      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
44325      	,	.En( GenLcl_Req_Vld )
           	 	                     
44326      	,	.O( u_43f9 )
           	 	            
44327      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
44328      	,	.Set( NullBe & PipeOutHead )
           	 	                            
44329      	);
           	  
44330      	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
           	                                        
44331      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
44332      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
44333      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
44334      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
44335      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
44336      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
44337      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
44338      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
44339      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
44340      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
44341      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
44342      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
44343      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
44344      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
44345      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
44346      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
44347      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
44348      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
44349      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
44350      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
44351      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
44352      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
44353      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
44354      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
44355      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
44356      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
44357      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
44358      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
44359      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44360      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44361      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
44362      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
44363      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
44364      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
44365      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44366      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44367      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
44368      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44369      	);
           	  
44370      	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
           	                                            
44371      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
44372      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
44373      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
44374      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
44375      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
44376      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
44377      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
44378      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
44379      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
44380      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44381      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44382      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
44383      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
44384      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
44385      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
44386      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44387      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44388      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
44389      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44390      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
44391      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
44392      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
44393      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
44394      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
44395      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
44396      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
44397      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
44398      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
44399      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
44400      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
44401      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
44402      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
44403      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
44404      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
44405      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
44406      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
44407      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
44408      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
44409      	,	.Sys_Clk( Sys_Clk )
           	 	                   
44410      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
44411      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
44412      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
44413      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
44414      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
44415      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
44416      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
44417      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
44418      	);
           	  
44419      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
44420      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
44421      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44325      	,	.En( GenLcl_Req_Vld )
           	 	                     
44326      	,	.O( u_43f9 )
           	 	            
44327      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
44328      	,	.Set( NullBe & PipeOutHead )
           	 	                            
44329      	);
           	  
44330      	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
           	                                        
44331      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
44332      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
44333      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
44334      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
44335      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
44336      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
44337      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
44338      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
44339      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
44340      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
44341      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
44342      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
44343      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
44344      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
44345      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
44346      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
44347      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
44348      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
44349      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
44350      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
44351      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
44352      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
44353      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
44354      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
44355      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
44356      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
44357      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
44358      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
44359      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44360      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44361      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
44362      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
44363      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
44364      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
44365      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44366      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44367      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
44368      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44369      	);
           	  
44370      	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
           	                                            
44371      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
44372      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
44373      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
44374      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
44375      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
44376      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
44377      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
44378      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
44379      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
44380      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44381      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44382      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
44383      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
44384      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
44385      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
44386      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44387      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44388      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
44389      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44390      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
44391      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
44392      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
44393      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
44394      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
44395      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
44396      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
44397      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
44398      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
44399      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
44400      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
44401      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
44402      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
44403      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
44404      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
44405      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
44406      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
44407      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
44408      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
44409      	,	.Sys_Clk( Sys_Clk )
           	 	                   
44410      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
44411      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
44412      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
44413      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
44414      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
44415      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
44416      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
44417      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
44418      	);
           	  
44419      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
44420      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
44421      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44328      	,	.Set( NullBe & PipeOutHead )
           	 	                            
44329      	);
           	  
44330      	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
           	                                        
44331      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
44332      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
44333      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
44334      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
44335      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
44336      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
44337      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
44338      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
44339      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
44340      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
44341      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
44342      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
44343      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
44344      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
44345      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
44346      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
44347      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
44348      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
44349      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
44350      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
44351      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
44352      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
44353      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
44354      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
44355      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
44356      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
44357      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
44358      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
44359      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44360      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44361      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
44362      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
44363      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
44364      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
44365      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44366      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44367      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
44368      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44369      	);
           	  
44370      	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
           	                                            
44371      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
44372      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
44373      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
44374      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
44375      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
44376      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
44377      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
44378      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
44379      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
44380      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44381      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44382      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
44383      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
44384      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
44385      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
44386      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44387      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44388      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
44389      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44390      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
44391      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
44392      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
44393      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
44394      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
44395      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
44396      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
44397      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
44398      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
44399      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
44400      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
44401      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
44402      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
44403      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
44404      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
44405      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
44406      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
44407      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
44408      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
44409      	,	.Sys_Clk( Sys_Clk )
           	 	                   
44410      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
44411      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
44412      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
44413      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
44414      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
44415      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
44416      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
44417      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
44418      	);
           	  
44419      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
44420      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
44421      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44331      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
44332      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
44333      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
44334      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
44335      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
44336      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
44337      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
44338      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
44339      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
44340      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
44341      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
44342      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
44343      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
44344      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
44345      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
44346      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
44347      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
44348      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
44349      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
44350      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
44351      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
44352      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
44353      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
44354      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
44355      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
44356      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
44357      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
44358      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
44359      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44360      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44361      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
44362      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
44363      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
44364      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
44365      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44366      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44367      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
44368      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44369      	);
           	  
44370      	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
           	                                            
44371      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
44372      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
44373      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
44374      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
44375      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
44376      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
44377      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
44378      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
44379      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
44380      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
44381      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
44382      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
44383      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
44384      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
44385      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
44386      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
44387      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
44388      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
44389      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
44390      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
44391      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
44392      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
44393      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
44394      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
44395      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
44396      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
44397      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
44398      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
44399      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
44400      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
44401      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
44402      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
44403      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
44404      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
44405      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
44406      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
44407      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
44408      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
44409      	,	.Sys_Clk( Sys_Clk )
           	 	                   
44410      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
44411      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
44412      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
44413      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
44414      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
44415      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
44416      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
44417      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
44418      	);
           	  
44419      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
44420      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
44421      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44451      		};
           		  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (First) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44131      	,	.ReqRdy( TrnRdy )
           	<font color = "red">-1-</font> 	                 
44132      	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           <font color = "red">	==></font>
44133      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
44134      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
44135      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
44136      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
44137      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
44138      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
44139      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
44140      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
44141      	,	.Sys_Pwr_WakeUp( )
           <font color = "red">	==></font>
44142      	);
           <font color = "red">	==></font>
44143      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy ) & ~ ( Req1_Urg );
           <font color = "red">	==></font>
44144      	assign TrnRdy = ReqRdy & ~ TrnGate;
           <font color = "red">	==></font>
44145      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
44146      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
44147      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
44148      		else if ( NextTrn )
           <font color = "red">		==></font>
44149      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
44150      	rsnoc_z_H_R_G_T2_T_U_d2d7de3d It(
           <font color = "green">	==></font>
44151      		.AddrBase( IdInfo_0_AddrBase )
           <font color = "green">		==></font>
44152      	,	.Cmd_Echo( Req1_Echo )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>19'b0000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0001000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44194      	assign PipeIn_User = Req1_User;
           	<font color = "red">-1-</font>                               
44195      	assign u_cb9b_19 = PipeIn_User;
           <font color = "red">	==></font>
44196      	assign PipeIn_Data = Pld_Data;
           <font color = "red">	==></font>
44197      	assign u_cb9b_2 = PipeIn_Data;
           <font color = "red">	==></font>
44198      	assign Req1_Fail = Req1_Status == 2'b11;
           <font color = "red">	==></font>
44199      	assign PipeIn_Fail = Req1_Fail;
           <font color = "red">	==></font>
44200      	assign u_cb9b_4 = PipeIn_Fail;
           <font color = "red">	==></font>
44201      	assign PipeIn_Head = ReqHead;
           <font color = "red">	==></font>
44202      	assign u_cb9b_6 = PipeIn_Head;
           <font color = "red">	==></font>
44203      	assign PipeIn_Last = Pld_Last;
           <font color = "red">	==></font>
44204      	assign u_cb9b_7 = PipeIn_Last;
           <font color = "red">	==></font>
44205      	assign PipeIn_Len1 = Req1_Len1;
           <font color = "red">	==></font>
44206      	assign u_cb9b_8 = PipeIn_Len1;
           <font color = "red">	==></font>
44207      	assign PipeIn_Lock = Req1_Lock;
           <font color = "red">	==></font>
44208      	assign u_cb9b_9 = PipeIn_Lock;
           <font color = "red">	==></font>
44209      	assign ReqVld = TrnVld & ~ TrnGate;
           <font color = "red">	==></font>
44210      	assign PostRdy = GenLcl_Req_Rdy;
           <font color = "red">	==></font>
44211      	assign PipeOut_Urg = u_d4d9_17;
           <font color = "red">	==></font>
44212      	assign PipeOut_Head = u_d4d9_6;
           <font color = "green">	==></font>
44213      	assign PipeOutHead = PipeOut_Head;
           <font color = "green">	==></font>
44214      	assign PipeOutRdy = PostRdy | PipeOut_Urg & PipeOutHead;
           <font color = "green">	==></font>
44215      	assign uReq1_Opc_caseSel =
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>19'b0000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0001000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44220      			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
           			<font color = "green">-1-</font> 	                                               
44221      		}
           <font color = "green">		==></font>
44222      		;
           		<font color = "red">-2-</font> 
44223      	always @( uReq1_Opc_caseSel ) begin
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44336      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	<font color = "green">-1-</font> 	                                   
44337      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           <font color = "green">	==></font>
44338      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	<font color = "red">-2-</font> 	                                 
44339      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44341      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                             
44342      	,	.GenLcl_Req_User( GenLcl_Req_User )
           <font color = "green">	==></font>
44343      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	<font color = "red">-2-</font> 	                                 
44344      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44346      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                                 
44347      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
44348      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	<font color = "red">-2-</font> 	                                       
44349      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44351      	,	.GenPrt_Req_Be( u_Req_Be )
           	<font color = "green">-1-</font> 	                          
44352      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           <font color = "green">	==></font>
44353      	,	.GenPrt_Req_Data( u_Req_Data )
           	<font color = "red">-2-</font> 	                              
44354      	,	.GenPrt_Req_Last( u_Req_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44356      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
44357      	,	.GenPrt_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
44358      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
44359      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44361      	,	.GenPrt_Req_User( u_Req_User )
           	<font color = "green">-1-</font> 	                              
44362      	,	.GenPrt_Req_Vld( u_Req_Vld )
           <font color = "green">	==></font>
44363      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	<font color = "red">-2-</font> 	                              
44364      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44366      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	<font color = "green">-1-</font> 	                                              
44367      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           <font color = "green">	==></font>
44368      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	<font color = "red">-2-</font> 	                            
44369      	);
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44371      		.GenLcl_Req_Addr( u_Req_Addr )
           		<font color = "green">-1-</font>                              
44372      	,	.GenLcl_Req_Be( u_Req_Be )
           <font color = "green">	==></font>
44373      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	<font color = "red">-2-</font> 	                                        
44374      	,	.GenLcl_Req_Data( u_Req_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44454      	assign Tx_Head = TxLcl_Head;
           	<font color = "green">-1-</font>                            
44455      	assign TxLcl_Tail = TxIn_Tail;
           <font color = "green">	==></font>
44456      	assign Tx_Tail = TxLcl_Tail;
           	<font color = "red">-2-</font>                            
44457      	assign TxLcl_Vld = TxIn_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44462      	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
           	<font color = "green">-1-</font>                                                 
44463      	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
           <font color = "green">	==></font>
44464      	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
           	<font color = "red">-2-</font>                                              
44465      	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44468      	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
           	<font color = "green">-1-</font>                                              
44469      	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           <font color = "green">	==></font>
44470      	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           	<font color = "red">-2-</font>                                                   
44471      	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44473      	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	<font color = "green">-1-</font>                                             
44474      	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           <font color = "green">	==></font>
44475      	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           	<font color = "red">-2-</font>                                         
44476      	assign u_fd35_Hdr_Lock = TxIn_Data [107];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44478      	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
           	<font color = "green">-1-</font>                                           
44479      	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
           <font color = "green">	==></font>
44480      	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
           	<font color = "red">-2-</font>                                           
44481      	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44483      	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
           	<font color = "green">-1-</font>                                         
44484      	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
           <font color = "green">	==></font>
44485      	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
           	<font color = "red">-2-</font>                                       
44486      	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44488      	assign u_a9bf_Data_Last = RxIn_Data [37];
           	<font color = "green">-1-</font>                                         
44489      	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
           <font color = "green">	==></font>
44490      	assign u_a9bf_Data_Err = RxIn_Data [36];
           	<font color = "red">-2-</font>                                        
44491      	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44493      	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
           	<font color = "green">-1-</font>                                                     
44494      	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
           <font color = "green">	==></font>
44495      	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
           	<font color = "red">-2-</font>                                                         
44496      	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44498      	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
           	<font color = "green">-1-</font>                                                 
44499      	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
           <font color = "green">	==></font>
44500      	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
           	<font color = "red">-2-</font>                                              
44501      	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44503      	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
           	<font color = "green">-1-</font>                                                         
44504      	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
           <font color = "green">	==></font>
44505      	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
           	<font color = "red">-2-</font>                                                     
44506      	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44508      	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
           	<font color = "green">-1-</font>                                             
44509      	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
           <font color = "green">	==></font>
44510      	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
           	<font color = "red">-2-</font>                                           
44511      	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44513      	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
           	<font color = "green">-1-</font>                                         
44514      	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
           <font color = "green">	==></font>
44515      	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
           	<font color = "red">-2-</font>                                         
44516      	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44520      	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
           	<font color = "green">-1-</font>                                          
44521      	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
           <font color = "green">	==></font>
44522      	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
           	<font color = "red">-2-</font>                                               
44523      	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44525      	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
           	<font color = "green">-1-</font>                                           
44526      	assign u_fd35_Data_Err = TxIn_Data [36];
           <font color = "green">	==></font>
44527      	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
           	<font color = "red">-2-</font>                                         
44528      	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44530      	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
           	<font color = "green">-1-</font>                                                  
44531      	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
           <font color = "green">	==></font>
44532      	assign u_5ddf = CxtUsed;
           	<font color = "red">-2-</font>                        
44533      	assign IllRsp = u_5ddf == 1'b0 & Rsp0_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44535      	// synthesis translate_off
           	                          <font color = "green">-1-</font>
44536      	always @( posedge Sys_Clk )
           <font color = "green">	==></font>
44537      		if ( Sys_Clk == 1'b1 )
           		<font color = "red">-2-</font>  
44538      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44540      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
44541      				if (!dontStop) begin
           <font color = "green">				==></font>
44542      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					<font color = "red">-2-</font>                                                                                                                                   
44543      					$stop;
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44545      			end
           			<font color = "green">-1-</font>   
44546      	// synthesis translate_on
           <font color = "green">	==></font>
44547      	// synopsys translate_on
           	                        <font color = "red">-2-</font>
44548      	endmodule
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44550      
           <font color = "green">-1-</font>
44551      
           <font color = "green">==></font>
44552      // FlexNoC version    : 4.7.0
                                        <font color = "red">-2-</font>
44553      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44555      // ExportOption       : /verilog
                                           <font color = "green">-1-</font>
44556      
           <font color = "green">==></font>
44557      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
44558      module rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ( Clk , Clk_ClkS , Clk_En , Clk_EnS , Clk_RetRstN , Clk_RstN , Clk_Tm , O , Reset , Set );
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44560      	input   Clk_ClkS    ;
           	<font color = "green">-1-</font>                     
44561      	input   Clk_En      ;
           <font color = "green">	==></font>
44562      	input   Clk_EnS     ;
           	<font color = "red">-2-</font>                     
44563      	input   Clk_RetRstN ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44579      module rsnoc_z_H_R_U_P_N_0eaa6265_A331 (
           <font color = "green">-1-</font>                                        
44580      	Rx_Ctl
           <font color = "green">	==></font>
44581      ,	Rx_Decode
           <font color = "red">-2-</font> 	         
44582      ,	RxRdy
            	     
44583      ,	RxVld
            	     
44584      ,	Sys_Clk
            	       
44585      ,	Sys_Clk_ClkS
            	            
44586      ,	Sys_Clk_En
            	          
44587      ,	Sys_Clk_EnS
            	           
44588      ,	Sys_Clk_RetRstN
            	               
44589      ,	Sys_Clk_RstN
            	            
44590      ,	Sys_Clk_Tm
            	          
44591      ,	Sys_Pwr_Idle
            	            
44592      ,	Sys_Pwr_WakeUp
            	              
44593      ,	Tx_Ctl
            	      
44594      ,	Tx_Decode
            	         
44595      ,	TxRdy
            	     
44596      ,	TxVld
            	     
44597      );
             
44598      	input  [32:0] Rx_Ctl          ;
           	                               
44599      	input         Rx_Decode       ;
           	                               
44600      	output        RxRdy           ;
           	                               
44601      	input         RxVld           ;
           	                               
44602      	input         Sys_Clk         ;
           	                               
44603      	input         Sys_Clk_ClkS    ;
           	                               
44604      	input         Sys_Clk_En      ;
           	                               
44605      	input         Sys_Clk_EnS     ;
           	                               
44606      	input         Sys_Clk_RetRstN ;
           	                               
44607      	input         Sys_Clk_RstN    ;
           	                               
44608      	input         Sys_Clk_Tm      ;
           	                               
44609      	output        Sys_Pwr_Idle    ;
           	                               
44610      	output        Sys_Pwr_WakeUp  ;
           	                               
44611      	output [32:0] Tx_Ctl          ;
           	                               
44612      	output        Tx_Decode       ;
           	                               
44613      	input         TxRdy           ;
           	                               
44614      	output        TxVld           ;
           	                               
44615      	reg  dontStop ;
           	               
44616      	assign RxRdy = TxRdy;
           	                     
44617      	assign Sys_Pwr_Idle = 1'b1;
           	                           
44618      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
44619      	assign Tx_Ctl = Rx_Ctl;
           	                       
44620      	assign Tx_Decode = Rx_Decode;
           	                             
44621      	assign TxVld = RxVld;
           	                     
44622      	// synopsys translate_off
           	                         
44623      	// synthesis translate_off
           	                          
44624      	always @( posedge Sys_Clk )
           	                           
44625      		if ( Sys_Clk == 1'b1 )
           		                      
44626      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
44627      				dontStop = 0;
           				             
44628      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
44629      				if (!dontStop) begin
           				                    
44630      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
44631      					$stop;
           					      
44632      				end
           				   
44633      			end
           			   
44634      	// synthesis translate_on
           	                         
44635      	// synopsys translate_on
           	                        
44636      	endmodule
           	         
44637      
           
44638      `timescale 1ps/1ps
                             
44639      module rsnoc_z_H_R_U_P_F_e9f49272_A332 (
                                                   
44640      	Rx_Ctl
           	      
44641      ,	Rx_Valid
            	        
44642      ,	RxRdy
            	     
44643      ,	RxVld
            	     
44644      ,	Sys_Clk
            	       
44645      ,	Sys_Clk_ClkS
            	            
44646      ,	Sys_Clk_En
            	          
44647      ,	Sys_Clk_EnS
            	           
44648      ,	Sys_Clk_RetRstN
            	               
44649      ,	Sys_Clk_RstN
            	            
44650      ,	Sys_Clk_Tm
            	          
44651      ,	Sys_Pwr_Idle
            	            
44652      ,	Sys_Pwr_WakeUp
            	              
44653      ,	Tx_Ctl
            	      
44654      ,	Tx_Valid
            	        
44655      ,	TxRdy
            	     
44656      ,	TxVld
            	     
44657      );
             
44658      	input  [32:0] Rx_Ctl          ;
           	                               
44659      	input  [1:0]  Rx_Valid        ;
           	                               
44660      	output        RxRdy           ;
           	                               
44661      	input         RxVld           ;
           	                               
44662      	input         Sys_Clk         ;
           	                               
44663      	input         Sys_Clk_ClkS    ;
           	                               
44664      	input         Sys_Clk_En      ;
           	                               
44665      	input         Sys_Clk_EnS     ;
           	                               
44666      	input         Sys_Clk_RetRstN ;
           	                               
44667      	input         Sys_Clk_RstN    ;
           	                               
44668      	input         Sys_Clk_Tm      ;
           	                               
44669      	output        Sys_Pwr_Idle    ;
           	                               
44670      	output        Sys_Pwr_WakeUp  ;
           	                               
44671      	output [32:0] Tx_Ctl          ;
           	                               
44672      	output [1:0]  Tx_Valid        ;
           	                               
44673      	input         TxRdy           ;
           	                               
44674      	output        TxVld           ;
           	                               
44675      	reg  [32:0] u_14a       ;
           	                         
44676      	reg  [1:0]  u_1991      ;
           	                         
44677      	wire        CeVld       ;
           	                         
44678      	wire [32:0] RxInt_Ctl   ;
           	                         
44679      	wire [1:0]  RxInt_Valid ;
           	                         
44680      	reg         TxVld       ;
           	                         
44681      	reg         dontStop    ;
           	                         
44682      	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
44683      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
44684      		if ( ! Sys_Clk_RstN )
           		                     
44685      			TxVld <= #1.0 ( 1'b0 );
           			                       
44686      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
44687      	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
44688      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
44689      	assign RxInt_Ctl = Rx_Ctl;
           	                          
44690      	assign CeVld = RxVld | TxVld;
           	                             
44691      	assign Tx_Ctl = u_14a;
           	                      
44692      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
44693      		if ( ! Sys_Clk_RstN )
           		                     
44694      			u_14a <= #1.0 ( 33'b0 );
           			                        
44695      		else if ( CeVld & RxRdy )
           		                         
44696      			u_14a <= #1.0 ( RxInt_Ctl );
           			                            
44697      	assign RxInt_Valid = Rx_Valid;
           	                              
44698      	assign Tx_Valid = u_1991;
           	                         
44699      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
44700      		if ( ! Sys_Clk_RstN )
           		                     
44701      			u_1991 <= #1.0 ( 2'b0 );
           			                        
44702      		else if ( CeVld & RxRdy )
           		                         
44703      			u_1991 <= #1.0 ( RxInt_Valid );
           			                               
44704      	// synopsys translate_off
           	                         
44705      	// synthesis translate_off
           	                          
44706      	always @( posedge Sys_Clk )
           	                           
44707      		if ( Sys_Clk == 1'b1 )
           		                      
44708      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
44709      				dontStop = 0;
           				             
44710      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
44711      				if (!dontStop) begin
           				                    
44712      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
44713      					$stop;
           					      
44714      				end
           				   
44715      			end
           			   
44716      	// synthesis translate_on
           	                         
44717      	// synopsys translate_on
           	                        
44718      	endmodule
           	         
44719      
           
44720      `timescale 1ps/1ps
                             
44721      module rsnoc_z_H_R_U_P_B_bf1d5a78_A1 (
                                                 
44722      	Rx_Err
           	      
44723      ,	RxRdy
            	     
44724      ,	RxVld
            	     
44725      ,	Sys_Clk
            	       
44726      ,	Sys_Clk_ClkS
            	            
44727      ,	Sys_Clk_En
            	          
44728      ,	Sys_Clk_EnS
            	           
44729      ,	Sys_Clk_RetRstN
            	               
44730      ,	Sys_Clk_RstN
            	            
44731      ,	Sys_Clk_Tm
            	          
44732      ,	Sys_Pwr_Idle
            	            
44733      ,	Sys_Pwr_WakeUp
            	              
44734      ,	Tx_Err
            	      
44735      ,	TxRdy
            	     
44736      ,	TxVld
            	     
44737      );
             
44738      	input   Rx_Err          ;
           	                         
44739      	output  RxRdy           ;
           	                         
44740      	input   RxVld           ;
           	                         
44741      	input   Sys_Clk         ;
           	                         
44742      	input   Sys_Clk_ClkS    ;
           	                         
44743      	input   Sys_Clk_En      ;
           	                         
44744      	input   Sys_Clk_EnS     ;
           	                         
44745      	input   Sys_Clk_RetRstN ;
           	                         
44746      	input   Sys_Clk_RstN    ;
           	                         
44747      	input   Sys_Clk_Tm      ;
           	                         
44748      	output  Sys_Pwr_Idle    ;
           	                         
44749      	output  Sys_Pwr_WakeUp  ;
           	                         
44750      	output  Tx_Err          ;
           	                         
44751      	input   TxRdy           ;
           	                         
44752      	output  TxVld           ;
           	                         
44753      	reg   Full      ;
           	                 
44754      	reg   Reg_Err   ;
           	                 
44755      	wire  RxInt_Err ;
           	                 
44756      	reg   dontStop  ;
           	                 
44757      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
44758      	assign RxRdy = ~ Full;
           	                      
44759      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
44760      		if ( ! Sys_Clk_RstN )
           		                     
44761      			Full <= #1.0 ( 1'b0 );
           			                      
44762      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
44763      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
44764      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
44765      	assign RxInt_Err = Full ? Reg_Err : Rx_Err;
           	                        <font color = "red">-3-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44585      ,	Sys_Clk_ClkS
           <font color = "green">-1-</font> 	            
44586      ,	Sys_Clk_En
           <font color = "green">==></font>
44587      ,	Sys_Clk_EnS
           <font color = "red">-2-</font> 	           
44588      ,	Sys_Clk_RetRstN
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44591      ,	Sys_Pwr_Idle
           <font color = "green">-1-</font> 	            
44592      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
44593      ,	Tx_Ctl
           <font color = "red">-2-</font> 	      
44594      ,	Tx_Decode
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44614      	output        TxVld           ;
           	<font color = "red">-1-</font>                               
44615      	reg  dontStop ;
           <font color = "red">	==></font>
44616      	assign RxRdy = TxRdy;
           	<font color = "red">-2-</font>                     
44617      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "red">	==></font>
44618      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "red">-3-</font>                             
44619      	assign Tx_Ctl = Rx_Ctl;
           <font color = "red">	==></font>
44620      	assign Tx_Decode = Rx_Decode;
           	<font color = "red">-4-</font>                             
44621      	assign TxVld = RxVld;
           <font color = "red">	==></font>
44622      	// synopsys translate_off
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44690      	assign CeVld = RxVld | TxVld;
           	<font color = "red">-1-</font>                             
44691      	assign Tx_Ctl = u_14a;
           <font color = "red">	==></font>
44692      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
44693      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
44694      			u_14a <= #1.0 ( 33'b0 );
           			<font color = "red">-3-</font>                        
44695      		else if ( CeVld & RxRdy )
           <font color = "red">		==></font>
44696      			u_14a <= #1.0 ( RxInt_Ctl );
           			<font color = "red">-4-</font>                            
44697      	assign RxInt_Valid = Rx_Valid;
           <font color = "red">	==></font>
44698      	assign Tx_Valid = u_1991;
           	<font color = "red">-5-</font>                         
44699      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
44700      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-6-</font>  
44701      			u_1991 <= #1.0 ( 2'b0 );
           <font color = "red">			==></font>
44702      		else if ( CeVld & RxRdy )
           		     <font color = "red">-7-</font>  
44703      			u_1991 <= #1.0 ( RxInt_Valid );
           <font color = "red">			==></font>
44704      	// synopsys translate_off
           	                         <font color = "red">-8-</font>
44705      	// synthesis translate_off
           <font color = "red">	==></font>
44706      	always @( posedge Sys_Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_254136">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_e4aa89a9">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
