SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx150t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package fgg676
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/Kevin/Desktop/Files DY/PTM_latest/ipcore/
SET_PREFERENCE workingdirectory C:/Users/Kevin/Desktop/Files DY/PTM_latest/ipcore/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/Kevin/Desktop/Files DY/PTM_latest/ipcore/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/Kevin/Desktop/Files DY/PTM_latest/ipcore/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name pcs_pma
SET_PARAMETER Standard 1000BASEX
SET_PARAMETER Physical_Interface Transceiver
SET_PARAMETER Management_Interface true
SET_PARAMETER Auto_Negotiation true
SET_PARAMETER Transceiver_Tile A
SET_PARAMETER SGMII_Mode 10_100_1000
SET_PARAMETER SGMII_PHY_Mode false
SET_PARAMETER Timing_sim false
SET_PARAMETER Enable_1588 false
SET_SIM_PARAMETER c_component_name pcs_pma
SET_CORE_NAME Ethernet 1000BASE-X PCS/PMA or SGMII
SET_CORE_VERSION 11.5
SET_CORE_VLNV xilinx.com:ip:gig_eth_pcs_pma:11.5
SET_CORE_CLASS com.xilinx.ip.gig_eth_pcs_pma_v11_5.gig_eth_pcs_pma_v11_5
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_pcs_pma_v11_5
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_pcs_pma_v11_5/gui/gig_eth_pcs_pma_v11_5.tcl
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gig_eth_pcs_pma_v11_5\doc\pg047-gig-eth-pcs-pma.pdf><pg047-gig-eth-pcs-pma.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gig_eth_pcs_pma_v11_5\doc\gig_eth_pcs_pma_v11_5_vinfo.html><gig_eth_pcs_pma_v11_5_vinfo.html>
