Classic Timing Analyzer report for Decoder16bit
Tue Dec  4 19:31:02 2012
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Parallel Compilation
  6. tpd
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.098 ns   ; WA[1] ; R12 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+-------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To  ;
+-------+-------------------+-----------------+-------+-----+
; N/A   ; None              ; 13.098 ns       ; WA[1] ; R12 ;
; N/A   ; None              ; 12.933 ns       ; WA[1] ; R14 ;
; N/A   ; None              ; 12.690 ns       ; WA[2] ; R12 ;
; N/A   ; None              ; 12.671 ns       ; WA[1] ; R09 ;
; N/A   ; None              ; 12.511 ns       ; WA[2] ; R14 ;
; N/A   ; None              ; 12.278 ns       ; WA[2] ; R09 ;
; N/A   ; None              ; 12.245 ns       ; WA[3] ; R12 ;
; N/A   ; None              ; 12.041 ns       ; WA[3] ; R14 ;
; N/A   ; None              ; 11.990 ns       ; WA[3] ; R09 ;
; N/A   ; None              ; 10.567 ns       ; WA[1] ; R06 ;
; N/A   ; None              ; 10.549 ns       ; WA[1] ; R04 ;
; N/A   ; None              ; 10.539 ns       ; WA[1] ; R05 ;
; N/A   ; None              ; 10.535 ns       ; WA[1] ; R07 ;
; N/A   ; None              ; 10.486 ns       ; WA[1] ; R02 ;
; N/A   ; None              ; 10.481 ns       ; WA[1] ; R00 ;
; N/A   ; None              ; 10.309 ns       ; WA[1] ; R10 ;
; N/A   ; None              ; 10.304 ns       ; WA[1] ; R13 ;
; N/A   ; None              ; 10.287 ns       ; WA[1] ; R15 ;
; N/A   ; None              ; 10.276 ns       ; WA[1] ; R08 ;
; N/A   ; None              ; 10.156 ns       ; WA[2] ; R05 ;
; N/A   ; None              ; 10.153 ns       ; WA[1] ; R03 ;
; N/A   ; None              ; 10.152 ns       ; WA[1] ; R11 ;
; N/A   ; None              ; 10.145 ns       ; WA[2] ; R06 ;
; N/A   ; None              ; 10.141 ns       ; WA[2] ; R04 ;
; N/A   ; None              ; 10.139 ns       ; WA[1] ; R01 ;
; N/A   ; None              ; 10.119 ns       ; WA[2] ; R07 ;
; N/A   ; None              ; 10.063 ns       ; WA[2] ; R00 ;
; N/A   ; None              ; 10.060 ns       ; WA[2] ; R02 ;
; N/A   ; None              ; 9.921 ns        ; WA[2] ; R13 ;
; N/A   ; None              ; 9.883 ns        ; WA[2] ; R10 ;
; N/A   ; None              ; 9.871 ns        ; WA[2] ; R15 ;
; N/A   ; None              ; 9.858 ns        ; WA[2] ; R08 ;
; N/A   ; None              ; 9.746 ns        ; WA[2] ; R01 ;
; N/A   ; None              ; 9.741 ns        ; WA[2] ; R03 ;
; N/A   ; None              ; 9.740 ns        ; WA[2] ; R11 ;
; N/A   ; None              ; 9.680 ns        ; WA[3] ; R04 ;
; N/A   ; None              ; 9.679 ns        ; WA[3] ; R07 ;
; N/A   ; None              ; 9.679 ns        ; WA[3] ; R05 ;
; N/A   ; None              ; 9.666 ns        ; WA[3] ; R06 ;
; N/A   ; None              ; 9.642 ns        ; WA[3] ; R00 ;
; N/A   ; None              ; 9.625 ns        ; WA[3] ; R02 ;
; N/A   ; None              ; 9.509 ns        ; WR    ; R12 ;
; N/A   ; None              ; 9.485 ns        ; WA[3] ; R10 ;
; N/A   ; None              ; 9.474 ns        ; WA[3] ; R08 ;
; N/A   ; None              ; 9.462 ns        ; WA[3] ; R15 ;
; N/A   ; None              ; 9.460 ns        ; WA[3] ; R13 ;
; N/A   ; None              ; 9.456 ns        ; WA[3] ; R11 ;
; N/A   ; None              ; 9.438 ns        ; WA[3] ; R01 ;
; N/A   ; None              ; 9.437 ns        ; WA[3] ; R03 ;
; N/A   ; None              ; 9.334 ns        ; WR    ; R14 ;
; N/A   ; None              ; 9.295 ns        ; WA[0] ; R12 ;
; N/A   ; None              ; 9.094 ns        ; WA[0] ; R14 ;
; N/A   ; None              ; 9.067 ns        ; WR    ; R09 ;
; N/A   ; None              ; 8.870 ns        ; WA[0] ; R09 ;
; N/A   ; None              ; 6.968 ns        ; WR    ; R06 ;
; N/A   ; None              ; 6.960 ns        ; WR    ; R04 ;
; N/A   ; None              ; 6.949 ns        ; WR    ; R05 ;
; N/A   ; None              ; 6.916 ns        ; WR    ; R07 ;
; N/A   ; None              ; 6.887 ns        ; WR    ; R00 ;
; N/A   ; None              ; 6.884 ns        ; WR    ; R02 ;
; N/A   ; None              ; 6.746 ns        ; WA[0] ; R04 ;
; N/A   ; None              ; 6.735 ns        ; WA[0] ; R05 ;
; N/A   ; None              ; 6.728 ns        ; WA[0] ; R06 ;
; N/A   ; None              ; 6.717 ns        ; WA[0] ; R07 ;
; N/A   ; None              ; 6.714 ns        ; WR    ; R13 ;
; N/A   ; None              ; 6.707 ns        ; WR    ; R10 ;
; N/A   ; None              ; 6.682 ns        ; WR    ; R08 ;
; N/A   ; None              ; 6.677 ns        ; WA[0] ; R00 ;
; N/A   ; None              ; 6.668 ns        ; WR    ; R15 ;
; N/A   ; None              ; 6.648 ns        ; WA[0] ; R02 ;
; N/A   ; None              ; 6.535 ns        ; WR    ; R01 ;
; N/A   ; None              ; 6.533 ns        ; WR    ; R03 ;
; N/A   ; None              ; 6.532 ns        ; WR    ; R11 ;
; N/A   ; None              ; 6.500 ns        ; WA[0] ; R13 ;
; N/A   ; None              ; 6.472 ns        ; WA[0] ; R08 ;
; N/A   ; None              ; 6.471 ns        ; WA[0] ; R10 ;
; N/A   ; None              ; 6.469 ns        ; WA[0] ; R15 ;
; N/A   ; None              ; 6.342 ns        ; WA[0] ; R03 ;
; N/A   ; None              ; 6.341 ns        ; WA[0] ; R11 ;
; N/A   ; None              ; 6.338 ns        ; WA[0] ; R01 ;
+-------+-------------------+-----------------+-------+-----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Tue Dec  4 19:31:02 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Decoder16bit -c Decoder16bit --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "WA[1]" to destination pin "R12" is 13.098 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 8; PIN Node = 'WA[1]'
    Info: 2: + IC(5.156 ns) + CELL(0.398 ns) = 6.384 ns; Loc. = LCCOMB_X21_Y35_N24; Fanout = 2; COMB Node = 'Decoder0~8'
    Info: 3: + IC(0.435 ns) + CELL(0.150 ns) = 6.969 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 1; COMB Node = 'Decoder0~20'
    Info: 4: + IC(3.321 ns) + CELL(2.808 ns) = 13.098 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'R12'
    Info: Total cell delay = 4.186 ns ( 31.96 % )
    Info: Total interconnect delay = 8.912 ns ( 68.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Tue Dec  4 19:31:03 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


