# compile vhdl design source files
vhdl xil_defaultlib  "../../../RSA2016.srcs/sources_1/imports/RSA_2016/blakley_RSA.vhd"
vhdl xil_defaultlib  "../../../RSA2016.srcs/sources_1/imports/RSA_2016/binary_RSA.vhd"
vhdl xil_defaultlib  "../../../RSA2016.srcs/sim_2/imports/RSAExampleTestbench/RSAParameters.vhd"
vhdl xil_defaultlib  "../../../RSA2016.srcs/sources_1/imports/Dig.design/RSACore.vhd"
vhdl xil_defaultlib  "../../../RSA2016.srcs/sim_2/imports/RSAExampleTestbench/CompDecl.vhd"
vhdl xil_defaultlib  "../../../RSA2016.srcs/sim_2/imports/RSAExampleTestbench/RSACoreTestBench.vhd"

# Do not sort compile order
nosort
