Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May  4 15:51:21 2022
| Host         : comeillfoo running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file func_wrapper_timing_summary_routed.rpt -rpx func_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : func_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divider/quotient_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.084        0.000                      0                  310        0.104        0.000                      0                  310        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.084        0.000                      0                  310        0.104        0.000                      0                  310        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 2.344ns (48.107%)  route 2.528ns (51.893%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.632 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.749 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.064 r  fn/m/y_bo_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.828     9.892    fn/m/y_bo_reg[15]_i_5_n_4
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.307    10.199 r  fn/m/y_bo[15]_i_2/O
                         net (fo=1, routed)           0.000    10.199    fn/m/y_bo[15]_i_2_n_0
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606    15.029    fn/m/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[15]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031    15.283    fn/m/y_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.236ns (47.090%)  route 2.512ns (52.910%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.632 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.749 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.968 r  fn/m/y_bo_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.812     9.780    fn/m/y_bo_reg[15]_i_5_n_7
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.295    10.075 r  fn/m/y_bo[12]_i_1/O
                         net (fo=1, routed)           0.000    10.075    fn/m/y_bo[12]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  fn/m/y_bo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  fn/m/y_bo_reg[12]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031    15.282    fn/m/y_bo_reg[12]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 2.260ns (47.513%)  route 2.497ns (52.487%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.632 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.955 r  fn/m/y_bo_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.796     9.751    fn/m/y_bo_reg[11]_i_2_n_6
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.332    10.083 r  fn/m/y_bo[9]_i_1/O
                         net (fo=1, routed)           0.000    10.083    fn/m/y_bo[9]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606    15.029    fn/m/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[9]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.075    15.327    fn/m/y_bo_reg[9]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.351ns (50.838%)  route 2.273ns (49.162%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.632 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.749 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.072 r  fn/m/y_bo_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.573     9.645    fn/m/y_bo_reg[15]_i_5_n_6
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.306     9.951 r  fn/m/y_bo[13]_i_1/O
                         net (fo=1, routed)           0.000     9.951    fn/m/y_bo[13]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606    15.029    fn/m/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[13]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031    15.283    fn/m/y_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.262ns (50.034%)  route 2.259ns (49.966%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.632 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.749 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.749    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.988 r  fn/m/y_bo_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.558     9.547    fn/m/y_bo_reg[15]_i_5_n_5
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.301     9.848 r  fn/m/y_bo[14]_i_1/O
                         net (fo=1, routed)           0.000     9.848    fn/m/y_bo[14]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  fn/m/y_bo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  fn/m/y_bo_reg[14]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031    15.282    fn/m/y_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 2.253ns (49.721%)  route 2.278ns (50.279%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.632 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.947 r  fn/m/y_bo_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.578     9.525    fn/m/y_bo_reg[11]_i_2_n_4
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.333     9.858 r  fn/m/y_bo[11]_i_1/O
                         net (fo=1, routed)           0.000     9.858    fn/m/y_bo[11]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  fn/m/y_bo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  fn/m/y_bo_reg[11]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.075    15.326    fn/m/y_bo_reg[11]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.951ns (43.614%)  route 2.522ns (56.386%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.038     6.783    fn/m/ctr[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.327     7.110 r  fn/m/y_bo[7]_i_9/O
                         net (fo=1, routed)           0.663     7.773    fn/m/y_bo[7]_i_9_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.326     8.099 r  fn/m/y_bo[7]_i_5/O
                         net (fo=1, routed)           0.000     8.099    fn/m/y_bo[7]_i_5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.677 r  fn/m/y_bo_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.822     9.499    fn/m/y_bo_reg[7]_i_2_n_5
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.301     9.800 r  fn/m/y_bo[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.800    fn/m/y_bo[6]_i_1__0_n_0
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606    15.029    fn/m/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fn/m/y_bo_reg[6]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.032    15.284    fn/m/y_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 fn/s/y_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.298ns (30.621%)  route 2.941ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/s/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fn/s/y_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  fn/s/y_bo_reg[1]/Q
                         net (fo=5, routed)           1.149     6.994    fn/s/Q[1]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.124     7.118 r  fn/s/is_x_not_less_than_b_carry_i_8/O
                         net (fo=1, routed)           0.000     7.118    fn/s/is_x_not_less_than_b_carry_i_8_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  fn/s/is_x_not_less_than_b_carry/CO[3]
                         net (fo=5, routed)           1.134     8.784    fn/s/is_x_not_less_than_b
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.908 r  fn/s/x[7]_i_1/O
                         net (fo=8, routed)           0.658     9.566    fn/s/x[7]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  fn/s/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/s/clk_i_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  fn/s/x_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.061    fn/s/x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 fn/s/y_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.298ns (30.621%)  route 2.941ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/s/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fn/s/y_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  fn/s/y_bo_reg[1]/Q
                         net (fo=5, routed)           1.149     6.994    fn/s/Q[1]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.124     7.118 r  fn/s/is_x_not_less_than_b_carry_i_8/O
                         net (fo=1, routed)           0.000     7.118    fn/s/is_x_not_less_than_b_carry_i_8_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  fn/s/is_x_not_less_than_b_carry/CO[3]
                         net (fo=5, routed)           1.134     8.784    fn/s/is_x_not_less_than_b
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.908 r  fn/s/x[7]_i_1/O
                         net (fo=8, routed)           0.658     9.566    fn/s/x[7]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  fn/s/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/s/clk_i_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  fn/s/x_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.061    fn/s/x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 fn/s/y_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.298ns (30.621%)  route 2.941ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/s/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fn/s/y_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  fn/s/y_bo_reg[1]/Q
                         net (fo=5, routed)           1.149     6.994    fn/s/Q[1]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.124     7.118 r  fn/s/is_x_not_less_than_b_carry_i_8/O
                         net (fo=1, routed)           0.000     7.118    fn/s/is_x_not_less_than_b_carry_i_8_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  fn/s/is_x_not_less_than_b_carry/CO[3]
                         net (fo=5, routed)           1.134     8.784    fn/s/is_x_not_less_than_b
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.908 r  fn/s/x[7]_i_1/O
                         net (fo=8, routed)           0.658     9.566    fn/s/x[7]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  fn/s/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/s/clk_i_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  fn/s/x_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.061    fn/s/x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  divider/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    divider/data0[21]
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  divider/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    divider/data0[23]
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  divider/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    divider/data0[22]
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  divider/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    divider/data0[24]
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  divider/counter_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    divider/counter_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  divider/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    divider/data0[25]
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    divider/counter_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  divider/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    divider/data0[27]
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 converter/bcd_actual_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter/bcd_actual_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.932%)  route 0.332ns (64.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.604     1.523    converter/clk_i_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  converter/bcd_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  converter/bcd_actual_reg[3]/Q
                         net (fo=8, routed)           0.332     1.996    converter/p_0_in[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I1_O)        0.045     2.041 r  converter/bcd_actual[6]_i_1/O
                         net (fo=1, routed)           0.000     2.041    converter/bcd_actual[6]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  converter/bcd_actual_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.841     2.006    converter/clk_i_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  converter/bcd_actual_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.121     1.881    converter/bcd_actual_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 converter/bcd_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter/bcd_actual_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.401%)  route 0.365ns (63.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.598     1.517    converter/clk_i_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  converter/bcd_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  converter/bcd_actual_reg[7]/Q
                         net (fo=8, routed)           0.365     2.047    converter/bcd_actual_reg_n_0_[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.092 r  converter/bcd_actual[9]_i_1/O
                         net (fo=1, routed)           0.000     2.092    converter/bcd_actual[9]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  converter/bcd_actual_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.875     2.040    converter/clk_i_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  converter/bcd_actual_reg[9]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.121     1.915    converter/bcd_actual_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    divider/counter_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.076 r  divider/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    divider/data0[26]
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.786    divider/counter[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    divider/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    divider/counter_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.076 r  divider/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    divider/data0[28]
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  divider/counter_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     converter/bcd_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y100    converter/bcd_actual_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y100    converter/bcd_actual_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y98     converter/bcd_actual_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     converter/bcd_actual_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     converter/bcd_actual_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99     converter/bcd_actual_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99     converter/bcd_actual_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y99     converter/bcd_actual_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     converter/bcd_actual_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    converter/digits_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    converter/digits_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    converter/digits_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    converter/digits_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    converter/digits_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     converter/bcd_actual_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     converter/bcd_actual_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     converter/bcd_actual_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     converter/bcd_actual_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    converter/bcd_actual_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     converter/bcd_actual_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     converter/bcd_actual_reg[13]/C



