<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7d2122ed2df719625ebeaede2371d1df"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a064c957a2535ab6cbdbbdb87b3ce0c7b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af60732a3c7bf8192f1bfdbaee2eb5d46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:af60732a3c7bf8192f1bfdbaee2eb5d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e9c0ea3fa6b381e02387cb7e9f5dcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ab2e9c0ea3fa6b381e02387cb7e9f5dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#ab2e9c0ea3fa6b381e02387cb7e9f5dcc">More...</a><br /></td></tr>
<tr class="separator:ab2e9c0ea3fa6b381e02387cb7e9f5dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5658ee527cb2ca7c46c1353234f228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:aff5658ee527cb2ca7c46c1353234f228"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#aff5658ee527cb2ca7c46c1353234f228">More...</a><br /></td></tr>
<tr class="separator:aff5658ee527cb2ca7c46c1353234f228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53408fa23df3ee98d00f837c545c040"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:ac53408fa23df3ee98d00f837c545c040"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#ac53408fa23df3ee98d00f837c545c040">More...</a><br /></td></tr>
<tr class="separator:ac53408fa23df3ee98d00f837c545c040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ef43a3c87775a3ce91435b4e798049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a21ef43a3c87775a3ce91435b4e798049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a21ef43a3c87775a3ce91435b4e798049">More...</a><br /></td></tr>
<tr class="separator:a21ef43a3c87775a3ce91435b4e798049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfa98b9a64dcea7fb33f110c41556b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:afbfa98b9a64dcea7fb33f110c41556b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#afbfa98b9a64dcea7fb33f110c41556b0">More...</a><br /></td></tr>
<tr class="separator:afbfa98b9a64dcea7fb33f110c41556b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d8bc786ab5f84b5f929df434e75ebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a34d8bc786ab5f84b5f929df434e75ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a34d8bc786ab5f84b5f929df434e75ebb">More...</a><br /></td></tr>
<tr class="separator:a34d8bc786ab5f84b5f929df434e75ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac2f24a3c98cd6d5c623959e97787d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5ac2f24a3c98cd6d5c623959e97787d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a5ac2f24a3c98cd6d5c623959e97787d3">More...</a><br /></td></tr>
<tr class="separator:a5ac2f24a3c98cd6d5c623959e97787d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708f534ee734889b42be26511f619e84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a708f534ee734889b42be26511f619e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a708f534ee734889b42be26511f619e84">More...</a><br /></td></tr>
<tr class="separator:a708f534ee734889b42be26511f619e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab143294c5679c5528e9be0cdf044b92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:aab143294c5679c5528e9be0cdf044b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#aab143294c5679c5528e9be0cdf044b92">More...</a><br /></td></tr>
<tr class="separator:aab143294c5679c5528e9be0cdf044b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999dfa7c5fa7cb40504458ffeeb7a33e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a999dfa7c5fa7cb40504458ffeeb7a33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a999dfa7c5fa7cb40504458ffeeb7a33e">More...</a><br /></td></tr>
<tr class="separator:a999dfa7c5fa7cb40504458ffeeb7a33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75720a35f1e3de8921259c0ac73493f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:ab75720a35f1e3de8921259c0ac73493f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#ab75720a35f1e3de8921259c0ac73493f">More...</a><br /></td></tr>
<tr class="separator:ab75720a35f1e3de8921259c0ac73493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cd932a6294bab91890aefefa4090b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a93cd932a6294bab91890aefefa4090b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a93cd932a6294bab91890aefefa4090b5">More...</a><br /></td></tr>
<tr class="separator:a93cd932a6294bab91890aefefa4090b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924be79146bcca3e978b44de5e365d3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a924be79146bcca3e978b44de5e365d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a924be79146bcca3e978b44de5e365d3c">More...</a><br /></td></tr>
<tr class="separator:a924be79146bcca3e978b44de5e365d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15a5b60c0320f4c6b5f7c282bd5ab1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:aa15a5b60c0320f4c6b5f7c282bd5ab1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#aa15a5b60c0320f4c6b5f7c282bd5ab1a">More...</a><br /></td></tr>
<tr class="separator:aa15a5b60c0320f4c6b5f7c282bd5ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96e2d1895ce6e356e0fb028c24f6242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ac96e2d1895ce6e356e0fb028c24f6242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#ac96e2d1895ce6e356e0fb028c24f6242">More...</a><br /></td></tr>
<tr class="separator:ac96e2d1895ce6e356e0fb028c24f6242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5398b5e902cbed44dc412f6ac8728d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a5f5398b5e902cbed44dc412f6ac8728d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a5f5398b5e902cbed44dc412f6ac8728d">More...</a><br /></td></tr>
<tr class="separator:a5f5398b5e902cbed44dc412f6ac8728d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f64dd3b213df594a87f0ae1292a940"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a19f64dd3b213df594a87f0ae1292a940"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a19f64dd3b213df594a87f0ae1292a940">More...</a><br /></td></tr>
<tr class="separator:a19f64dd3b213df594a87f0ae1292a940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939cd576969830a659e42cf570684c07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a939cd576969830a659e42cf570684c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#a939cd576969830a659e42cf570684c07">More...</a><br /></td></tr>
<tr class="separator:a939cd576969830a659e42cf570684c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba07fd44d883017986f19257b1090f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:aba07fd44d883017986f19257b1090f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#aba07fd44d883017986f19257b1090f9f">More...</a><br /></td></tr>
<tr class="separator:aba07fd44d883017986f19257b1090f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8550b92d8fa466e426439aa055d6759"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:af8550b92d8fa466e426439aa055d6759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#af8550b92d8fa466e426439aa055d6759">More...</a><br /></td></tr>
<tr class="separator:af8550b92d8fa466e426439aa055d6759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a94f8f678440d8bc689a0cbeb80574"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ad9a94f8f678440d8bc689a0cbeb80574"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d638.html#ad9a94f8f678440d8bc689a0cbeb80574">More...</a><br /></td></tr>
<tr class="separator:ad9a94f8f678440d8bc689a0cbeb80574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064c957a2535ab6cbdbbdb87b3ce0c7b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a064c957a2535ab6cbdbbdb87b3ce0c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ec28eb72ed1d35f687c8d7bc5a4f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a81ec28eb72ed1d35f687c8d7bc5a4f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2122ed2df719625ebeaede2371d1df"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d2122ed2df719625ebeaede2371d1df">EAX</a></td></tr>
<tr class="separator:a7d2122ed2df719625ebeaede2371d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2f80b2d55772d1237444e1c350462c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa0e318ab6b74750cb23e90361e0a10e6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a50f846c82baf449ce8fb7522dfe7770d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a50f846c82baf449ce8fb7522dfe7770d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d9/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d631_1_1_0d652.html#a50f846c82baf449ce8fb7522dfe7770d">More...</a><br /></td></tr>
<tr class="separator:a50f846c82baf449ce8fb7522dfe7770d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a4b3fd4864d4162e0580ba4a5924a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a70a4b3fd4864d4162e0580ba4a5924a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d631_1_1_0d652.html#a70a4b3fd4864d4162e0580ba4a5924a6">More...</a><br /></td></tr>
<tr class="separator:a70a4b3fd4864d4162e0580ba4a5924a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e318ab6b74750cb23e90361e0a10e6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa0e318ab6b74750cb23e90361e0a10e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1cd96eeba83206782351e1aa18f3bb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac1cd96eeba83206782351e1aa18f3bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2f80b2d55772d1237444e1c350462c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab2f80b2d55772d1237444e1c350462c">EBX</a></td></tr>
<tr class="separator:aab2f80b2d55772d1237444e1c350462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a07f1d187bf51813daf8b0d71fcbb3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afc24b883c65d9ac96346383858d75f84"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6a9fd7091ed0008cc1705f75fdac8e12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a6a9fd7091ed0008cc1705f75fdac8e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d86/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d634_1_1_0d654.html#a6a9fd7091ed0008cc1705f75fdac8e12">More...</a><br /></td></tr>
<tr class="separator:a6a9fd7091ed0008cc1705f75fdac8e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc24b883c65d9ac96346383858d75f84"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afc24b883c65d9ac96346383858d75f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f8c99ad8343ff8aac0c88437893cd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a94f8c99ad8343ff8aac0c88437893cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a07f1d187bf51813daf8b0d71fcbb3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad4a07f1d187bf51813daf8b0d71fcbb3">ECX</a></td></tr>
<tr class="separator:ad4a07f1d187bf51813daf8b0d71fcbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c822543ec434699071a3bf37a8d62a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4361ebc1528b7b936130fb3eda2ff137"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa573709d3b97d768e8b1f3f20d8a6ce0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:aa573709d3b97d768e8b1f3f20d8a6ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d22/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d635_1_1_0d656.html#aa573709d3b97d768e8b1f3f20d8a6ce0">More...</a><br /></td></tr>
<tr class="separator:aa573709d3b97d768e8b1f3f20d8a6ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af320e56e21fcdd40d43f940204c044ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:af320e56e21fcdd40d43f940204c044ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../dc/d22/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d635_1_1_0d656.html#af320e56e21fcdd40d43f940204c044ec">More...</a><br /></td></tr>
<tr class="separator:af320e56e21fcdd40d43f940204c044ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ebe43e5182dc1313eaa363cad60e62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a61ebe43e5182dc1313eaa363cad60e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../dc/d22/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d635_1_1_0d656.html#a61ebe43e5182dc1313eaa363cad60e62">More...</a><br /></td></tr>
<tr class="separator:a61ebe43e5182dc1313eaa363cad60e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75065b4bb352f372777aa2e1f3cae11f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a75065b4bb352f372777aa2e1f3cae11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d22/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d635_1_1_0d656.html#a75065b4bb352f372777aa2e1f3cae11f">More...</a><br /></td></tr>
<tr class="separator:a75065b4bb352f372777aa2e1f3cae11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1e1cb2c5cba15bf7b33cb1ec8ffda4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:abf1e1cb2c5cba15bf7b33cb1ec8ffda4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../dc/d22/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d635_1_1_0d656.html#abf1e1cb2c5cba15bf7b33cb1ec8ffda4">More...</a><br /></td></tr>
<tr class="separator:abf1e1cb2c5cba15bf7b33cb1ec8ffda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd0f9fd5e283cba65484d2d97a4a764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:abbd0f9fd5e283cba65484d2d97a4a764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d22/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d635_1_1_0d656.html#abbd0f9fd5e283cba65484d2d97a4a764">More...</a><br /></td></tr>
<tr class="separator:abbd0f9fd5e283cba65484d2d97a4a764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4361ebc1528b7b936130fb3eda2ff137"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4361ebc1528b7b936130fb3eda2ff137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a701386e20c3a09f9fadf66f0088f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5a701386e20c3a09f9fadf66f0088f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c822543ec434699071a3bf37a8d62a6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2c822543ec434699071a3bf37a8d62a6">EDX</a></td></tr>
<tr class="separator:a2c822543ec434699071a3bf37a8d62a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d2122ed2df719625ebeaede2371d1df">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab2f80b2d55772d1237444e1c350462c">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad4a07f1d187bf51813daf8b0d71fcbb3">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2c822543ec434699071a3bf37a8d62a6">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a2c822543ec434699071a3bf37a8d62a6"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2c822543ec434699071a3bf37a8d62a6">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@635 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a7d2122ed2df719625ebeaede2371d1df"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d2122ed2df719625ebeaede2371d1df">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@624 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aab2f80b2d55772d1237444e1c350462c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab2f80b2d55772d1237444e1c350462c">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@631 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ad4a07f1d187bf51813daf8b0d71fcbb3"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad4a07f1d187bf51813daf8b0d71fcbb3">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@634 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d2122ed2df719625ebeaede2371d1df">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab2f80b2d55772d1237444e1c350462c">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad4a07f1d187bf51813daf8b0d71fcbb3">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2c822543ec434699071a3bf37a8d62a6">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a7d2122ed2df719625ebeaede2371d1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2122ed2df719625ebeaede2371d1df">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aab2f80b2d55772d1237444e1c350462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2f80b2d55772d1237444e1c350462c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ad4a07f1d187bf51813daf8b0d71fcbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a07f1d187bf51813daf8b0d71fcbb3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a2c822543ec434699071a3bf37a8d62a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c822543ec434699071a3bf37a8d62a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
