# RISC-V-MicroArchitecture-Using-TL-Verilog
This repo contains five stage pipeline from TL-Verilog on Makerchip IDE.
# PC COUNTER
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/PC_CD.png)
# FETCH
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/fetch_CD.png)
# DECODE
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/Decode_CD.png)
# INSTRUCTION IMMEDIATE DECODE
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/IMD_CD.png)
# INSTRUCTION DECODE
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/ID_CD.png)
# REGISTER FILE
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/RF_CD.png)
# ALU_RW_BRANCHES
![alt text](https://github.com/HafsaParker/RISC-V-MicroArchitecture-Using-TL-Verilog/blob/main/ALU_RW_branches.png)
