Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_clock_bridge_0.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_clock_bridge_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_clock_bridge_0.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_clock_bridge_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: interlaken_phy_clock_bridge_0: "Transforming system: interlaken_phy_clock_bridge_0"
Info: interlaken_phy_clock_bridge_0: "Naming system components in system: interlaken_phy_clock_bridge_0"
Info: interlaken_phy_clock_bridge_0: "Processing generation queue"
Info: interlaken_phy_clock_bridge_0: "Generating: interlaken_phy_clock_bridge_0"
Info: interlaken_phy_clock_bridge_0: Done "interlaken_phy_clock_bridge_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
