# Ethernet TCP Verification for AXI4-Stream Image Processing IP

## 1) Overview
This repository provides a **verification environment that integrates AXI4-Streamâ€“based image processing IP with Ethernet TCP on FPGA**, and a **Python pixel-wise validation pipeline**.  
The primary goal is to **send frames from a PC to the FPGA over TCP, run them through AXI DMA â†” AXI4-Stream IP, bring results back over TCP, and verify outputs at the pixel level in Python**.

**Status by version**
- **V1 â€“ Header â†’ DDR â†’ TCP (2-frame test): _Completed_**  
  *For V1 verification, we also exercised a teammateâ€™s **Bicubic image IP** to sanity-check AXI4-Stream formatting and end-to-end flow.* See: **[Bicubic IP (GitHub)][bicubic_ip]**.
- **V2 â€“ TCP RX â†’ DDR â†’ TCP TX (loopback): _In progress_**
- **V3 â€“ TCP RX â†’ DDR â†’ (optional DMAâ†’AXIS IPâ†’DDR) â†’ TCP TX (7,220 frames): _In progress_**

### Minimal dataflow
```
PC â”€â”€TCPâ”€â”€> PS(DDR) â”€â”€MM2S DMAâ”€â”€> AXI4-Stream IP â”€â”€S2MM DMAâ”€â”€> PS(DDR) â”€â”€TCPâ”€â”€> PC
^ ^
|---------------------- DDR Buffers ---------------------|
```

## 2) Repository Structure
```
Ethernet_TCP_Verification/
â”‚â”€â”€ v1_Header_Test_workspace /
â”‚ â”œâ”€â”€ src  # for vitis application project
â”‚ â””â”€â”€ scripts  # python scripts for RAW API
```

---

## 3) System Architecture
- **PC (Client)**: Sends raw frames (`.bin/.raw`) via TCP and receives processed frames; runs **pixel-wise validators**.  
- **FPGA â€“ PS (MPSoC/Zynq)**: lwIP RAW TCP server for RX/TX; manages **DDR buffers** and **AXI DMA**.  
- **FPGA â€“ PL**: **AXI4-Stream image IP** (e.g., FSRCNN layer, color converter, *Bicubic*).  
- **Dataflow**: `PC â†’ TCP â†’ PS(DDR) â†’ DMA(MM2S) â†’ AXIS IP â†’ DMA(S2MM) â†’ PS(DDR) â†’ TCP â†’ PC`

---

## 4) Versions

### V1 â€” Header-Based Transmission (2 frames) â€” âœ… Completed
- **Flow**: `.h` (pre-loaded) â†’ DDR â†’ TCP â†’ PC  
- **Goal**: Verify **TX path**, DDRâ†’TCP send pipeline, and cache/flush discipline.  
- **Note**: To sanity-check AXI4-Stream formatting in the full loop, we additionally exercised a teammateâ€™s **Bicubic IP** in a controlled path. See **[Bicubic IP (GitHub)][[bicubic_ip](https://github.com/youngyang00/axi4s-bicubic-upscaler)]**.

### V2 â€” Ethernet Loopback via DDR â€” ðŸš§ In Progress
- **Flow**: TCP RX â†’ DDR â†’ TCP TX â†’ PC  
- **Goal**: Validate **both RX/TX paths** with DDR buffering.

### V3 â€” Long Video Streaming (7,220 frames) â€” ðŸš§ In Progress
- **Flow**: TCP RX â†’ DDR â†’ (optional DMAâ†’AXIS IPâ†’DDR) â†’ TCP TX â†’ PC  
- **Goal**: Stress-test **continuous high-frame-count streaming** and run **pixel-wise** checks with the IP in the loop.

---

## 5) Data Format
- **Input**: BGR24 (`WÃ—HÃ—3`)  
- **Output**: ABGR32 (`WÃ—HÃ—4`)  
- **Chunk size**: 1460 bytes (MTU-friendly)  
- **HEX dump baseline**: `AABBGGRR` per pixel  
- **Buffers**: 64-byte aligned with explicit flush/invalidate around DMA ops

---

## 6) Build & Run

### Hardware (Vivado)
- Block Design: PS (DDR) â†” **AXI DMA (MM2S/S2MM)** â†” **AXI4-Stream IP**  
- AXI4-Stream interconnect clock example: **300 MHz**  
- Export **XSA** â†’ Vitis

### Software (Vitis)
- BSP: **Standalone + lwIP RAW + AXI DMA driver**  
- Import `src/` (and `include/` if present), build **Release**, program board (bit + ELF)

### Python Client
```
# V1: 2-frame header test
python scripts/ethernet.py

# V2: Loopback test
python scripts/

# V3: Long video streaming
python scripts/
# Defaults: IP=192.168.1.20, port=6001, chunk=1460, fps=60
