# Reading C:/modeltech64_10.5c/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab5_run_msim_rtl_vhdl.do
# vmap altera C:/MSim_lib/vhdl_libs/altera
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap altera C:/MSim_lib/vhdl_libs/altera 
# Copying C:/modeltech64_10.5c/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vmap lpm C:/MSim_lib/vhdl_libs/lpm
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap lpm C:/MSim_lib/vhdl_libs/lpm 
# Modifying modelsim.ini
# vmap sgate C:/MSim_lib/vhdl_libs/sgate
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap sgate C:/MSim_lib/vhdl_libs/sgate 
# Modifying modelsim.ini
# vmap altera_mf C:/MSim_lib/vhdl_libs/altera_mf
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap altera_mf C:/MSim_lib/vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vmap altera_lnsim C:/MSim_lib/vhdl_libs/altera_lnsim
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap altera_lnsim C:/MSim_lib/vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vmap cycloneive C:/MSim_lib/vhdl_libs/cycloneive
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap cycloneive C:/MSim_lib/vhdl_libs/cycloneive 
# Modifying modelsim.ini
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/components.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:54 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 08:43:54 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/dec2to4.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:54 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/dec2to4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec2to4
# -- Compiling architecture LogicFunc of dec2to4
# End time: 08:43:55 on May 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/fulladd.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:55 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/fulladd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladd
# -- Compiling architecture LogicFunc of fulladd
# End time: 08:43:55 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/mux2to1.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:55 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 08:43:55 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/regN.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:55 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regN
# -- Compiling architecture behavior of regN
# End time: 08:43:56 on May 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/trin.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:56 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/trin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity trin
# -- Compiling architecture Behavior of trin
# End time: 08:43:56 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/reg1.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:56 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/reg1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg1
# -- Compiling architecture behavior of reg1
# End time: 08:43:56 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/lab5.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:56 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/lab5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity lab5
# -- Compiling architecture behaviour of lab5
# End time: 08:43:57 on May 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/alu.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:57 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity alu
# -- Compiling architecture struc_behaviour of alu
# End time: 08:43:57 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/data_memory.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:57 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity data_memory
# -- Compiling architecture struc_behaviour of data_memory
# End time: 08:43:57 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/dec4to16.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:57 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/dec4to16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity dec4to16
# -- Compiling architecture struc_behaviour of dec4to16
# End time: 08:43:58 on May 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/instruction_decode.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:58 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity instruction_decode
# -- Compiling architecture struc_behaviour of instruction_decode
# End time: 08:43:58 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/instruction_memory.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:58 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity instruction_memory
# -- Compiling architecture struc_behaviour of instruction_memory
# End time: 08:43:59 on May 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/mux4to1.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:59 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux4to1
# -- Compiling architecture struc_behaviour of mux4to1
# End time: 08:43:59 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/register_file.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:59 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture struc_behaviour of register_file
# End time: 08:43:59 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/ripple_carry.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:43:59 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 08:44:00 on May 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE374_Comp_org/mips-add-vhdl/Lab5/forwardingUnit.vhd}
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 08:44:00 on May 01,2018
# vcom -reportprogress 300 -93 -work work E:/ECE374_Comp_org/mips-add-vhdl/Lab5/forwardingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity forwardingUnit
# -- Compiling architecture behaviour of forwardingUnit
# End time: 08:44:00 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab5
# vsim work.lab5 
# Start time: 08:44:44 on May 01,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.components
# Loading work.lab5(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(struc_behaviour)#1
# Loading work.dec4to16(struc_behaviour)#1
# Loading work.register_file(struc_behaviour)#1
# Loading work.data_memory(struc_behaviour)#1
do E:/ECE374_Comp_org/mips-add-vhdl/Lab5/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 0
add wave -position insertpoint  \
sim:/lab5/current_pc
add wave -position insertpoint  \
sim:/lab5/result
restart
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
add wave -position insertpoint  \
sim:/lab5/if_pc
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# End time: 08:51:37 on May 01,2018, Elapsed time: 0:06:53
# Errors: 0, Warnings: 0
wave editwrite -file E:/ECE374_Comp_org/mips-add-vhdl/Lab5/simulation/modelsim/wave.do
