{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616611858381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616611858381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 18:50:58 2021 " "Processing started: Wed Mar 24 18:50:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616611858381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611858381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench_xbar -c testbench_xbar " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench_xbar -c testbench_xbar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611858381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616611858749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616611858749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_xbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_xbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_xbar-schematic " "Found design unit 1: testbench_xbar-schematic" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866551 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_xbar " "Found entity 1: testbench_xbar" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stim_xbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stim_xbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stim_xbar-behavior " "Found design unit 1: stim_xbar-behavior" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866552 ""} { "Info" "ISGN_ENTITY_NAME" "1 stim_xbar " "Found entity 1: stim_xbar" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866554 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output-behavior " "Found design unit 1: output-behavior" {  } { { "output.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/output.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866555 ""} { "Info" "ISGN_ENTITY_NAME" "1 output " "Found entity 1: output" {  } { { "output.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616611866555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_xbar " "Elaborating entity \"testbench_xbar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616611866579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stim_xbar stim_xbar:U1 " "Elaborating entity \"stim_xbar\" for hierarchy \"stim_xbar:U1\"" {  } { { "testbench_xbar.vhd" "U1" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616611866605 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_ydata\[0\] stim_xbar.vhd(52) " "Inferred latch for \"stim_ydata\[0\]\" at stim_xbar.vhd(52)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866608 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_ydata\[1\] stim_xbar.vhd(52) " "Inferred latch for \"stim_ydata\[1\]\" at stim_xbar.vhd(52)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866608 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_ydata\[2\] stim_xbar.vhd(52) " "Inferred latch for \"stim_ydata\[2\]\" at stim_xbar.vhd(52)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866608 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_ydata\[3\] stim_xbar.vhd(52) " "Inferred latch for \"stim_ydata\[3\]\" at stim_xbar.vhd(52)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866609 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_xdata\[0\] stim_xbar.vhd(51) " "Inferred latch for \"stim_xdata\[0\]\" at stim_xbar.vhd(51)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866609 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_xdata\[1\] stim_xbar.vhd(51) " "Inferred latch for \"stim_xdata\[1\]\" at stim_xbar.vhd(51)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866609 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_xdata\[2\] stim_xbar.vhd(51) " "Inferred latch for \"stim_xdata\[2\]\" at stim_xbar.vhd(51)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866609 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stim_xdata\[3\] stim_xbar.vhd(51) " "Inferred latch for \"stim_xdata\[3\]\" at stim_xbar.vhd(51)" {  } { { "stim_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/stim_xbar.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611866609 "|testbench_xbar|stim_xbar:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U2 " "Elaborating entity \"control\" for hierarchy \"control:U2\"" {  } { { "testbench_xbar.vhd" "U2" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616611866624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output output:U4 " "Elaborating entity \"output\" for hierarchy \"output:U4\"" {  } { { "testbench_xbar.vhd" "U4" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616611866635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Signal_gnty output.vhd(48) " "Verilog HDL or VHDL warning at output.vhd(48): object \"Signal_gnty\" assigned a value but never read" {  } { { "output.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/output.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616611866636 "|testbench_xbar|output:U4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_X1\[1\] GND " "Pin \"LED_X1\[1\]\" is stuck at GND" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_X1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_X1\[2\] GND " "Pin \"LED_X1\[2\]\" is stuck at GND" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_X1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_X1\[6\] VCC " "Pin \"LED_X1\[6\]\" is stuck at VCC" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_X1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Y1\[1\] GND " "Pin \"LED_Y1\[1\]\" is stuck at GND" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_Y1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Y1\[2\] GND " "Pin \"LED_Y1\[2\]\" is stuck at GND" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_Y1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Y1\[6\] VCC " "Pin \"LED_Y1\[6\]\" is stuck at VCC" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_Y1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_gntx_x VCC " "Pin \"LED_gntx_x\" is stuck at VCC" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_gntx_x"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_gntx_y VCC " "Pin \"LED_gntx_y\" is stuck at VCC" {  } { { "testbench_xbar.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/Data-Switch/testbench_xbar.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616611867199 "|testbench_xbar|LED_gntx_y"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616611867199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616611867267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616611867432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616611867609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616611867609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616611867698 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616611867698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616611867698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616611867698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616611867740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 18:51:07 2021 " "Processing ended: Wed Mar 24 18:51:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616611867740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616611867740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616611867740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616611867740 ""}
