<pre>name: hdlconvertor_p454
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:5</a>: syntax error, unexpected clocking
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: sequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:9</a>: Unsupported or unknown PLI call: $rose
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:12</a>: syntax error, unexpected assert, expecting cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: sequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:20</a>: syntax error, unexpected assert, expecting cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:21</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: sequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:25</a>: syntax error, unexpected assert, expecting cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:26</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: sequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:28</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:30</a>: syntax error, unexpected assert, expecting cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:35</a>: syntax error, unexpected '@'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:39</a>: syntax error, unexpected program
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:40</a>: syntax error, unexpected IDENTIFIER, expecting '@'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:43</a>: Unsupported: Verilog 1995 reserved word not implemented: wait
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:43</a>: syntax error, unexpected ';'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:46</a>: syntax error, unexpected endprogram
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: checker
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: sequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:49</a>: syntax error, unexpected IDENTIFIER, expecting '@'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:52</a>: syntax error, unexpected assert, expecting cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:53</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: endchecker
%Error: Exiting due to 25 error(s)
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
</pre>