git clone --depth 1 --no-tags https://github.com/apatil-vlsi/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412076600
git clone --depth 1 --no-tags https://github.com/harry878710/Single_CPU_RISC-V_CA_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419939826
git clone --depth 1 --no-tags https://github.com/harry878710/RNN_ICD_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419949148
git clone --depth 1 --no-tags https://github.com/juliandalfonso/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420545025
git clone --depth 1 --no-tags https://github.com/sindrekvande/Project-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417191071
git clone --depth 1 --no-tags https://github.com/hemanthr28/12bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418717253
git clone --depth 1 --no-tags https://github.com/AdamC19/ECSE485_Fall_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416980666
git clone --depth 1 --no-tags https://github.com/LucasFQuirogaH/DocumentosAcademicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416924198
git clone --depth 1 --no-tags https://github.com/JamesBurness/EEE3095SWorkPackage6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419793227
git clone --depth 1 --no-tags https://github.com/bhavesh2799/CA-Lab-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419641607
git clone --depth 1 --no-tags https://github.com/jrmoulton/Decoder3_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419784696
git clone --depth 1 --no-tags https://github.com/souadnissabouri/smart-parking-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419886324
git clone --depth 1 --no-tags https://github.com/0xDBFB7/fluorescence_photon_counting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417951605
git clone --depth 1 --no-tags https://github.com/RamitDutta/4bit-Computer-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417873999
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2014_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408072312
git clone --depth 1 --no-tags https://github.com/6210110271/3HA04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408076221
git clone --depth 1 --no-tags https://github.com/shillen102/cpu-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416207397
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesign7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415780779
git clone --depth 1 --no-tags https://github.com/randallwc/CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412194843
git clone --depth 1 --no-tags https://github.com/MiguelJacuinde/five_stage_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414785475
git clone --depth 1 --no-tags https://github.com/aquantumreality/Digital-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414578545
git clone --depth 1 --no-tags https://github.com/wasdfre/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415213238
git clone --depth 1 --no-tags https://github.com/Khalique13/99days_of_rtl_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414828242
git clone --depth 1 --no-tags https://github.com/marcotulio956/cache.associative4ways.lruLAOCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414704538
git clone --depth 1 --no-tags https://github.com/saiharishk/Penta-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414528125
git clone --depth 1 --no-tags https://github.com/Parth410/adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415255429
git clone --depth 1 --no-tags https://github.com/DabinJang96/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413268362
git clone --depth 1 --no-tags https://github.com/rvem/itmo-comp-arch-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411708365
git clone --depth 1 --no-tags https://github.com/s204451/Eroding-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414180130
git clone --depth 1 --no-tags https://github.com/yuko29/claw-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413664104
git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/AXDr3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410822585
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410083553
git clone --depth 1 --no-tags https://github.com/ThrudTheBarbarian/xe-host-src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412297935
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/caravel_avsdspamp_3v3_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412222224
git clone --depth 1 --no-tags https://github.com/DongShiyuan123/FPGA-SIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409592199
git clone --depth 1 --no-tags https://github.com/prachimanglik/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409986460
git clone --depth 1 --no-tags https://github.com/alcalcides/mux_sequencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411540467
git clone --depth 1 --no-tags https://github.com/dragonfire412/phys332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416022352
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2009_univ_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415927609
git clone --depth 1 --no-tags https://github.com/omarzanji/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413670559
git clone --depth 1 --no-tags https://github.com/st97110/NTUST_Lab_Digital_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414078035
git clone --depth 1 --no-tags https://github.com/FranciscoCross/TP2-Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417306115
git clone --depth 1 --no-tags https://github.com/isaac-fs/Proyecto_microelectronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418283673
git clone --depth 1 --no-tags https://github.com/gc-na/digital_engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418364328
git clone --depth 1 --no-tags https://github.com/rupal13g/Half-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415298563
git clone --depth 1 --no-tags https://github.com/KaushikThumar/Universal-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418562175
git clone --depth 1 --no-tags https://github.com/yimelon1/sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418742327
git clone --depth 1 --no-tags https://github.com/kenny7992721/facedect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418855625
git clone --depth 1 --no-tags https://github.com/lastpower65/HECASLAB_Junior_Tutorial_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419262396
git clone --depth 1 --no-tags https://github.com/desxxxi/ACTIVITY2-GATES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408500118
git clone --depth 1 --no-tags https://github.com/atoosachegini/CPU-Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408613527
git clone --depth 1 --no-tags https://github.com/kmkim036/Radar-STFT-DeepLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419552626
git clone --depth 1 --no-tags https://github.com/lyuyangly/riscv_sopc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419793859
git clone --depth 1 --no-tags https://github.com/jrmoulton/RippleCarry16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419783667
git clone --depth 1 --no-tags https://github.com/nirmalshajup/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412791504
git clone --depth 1 --no-tags https://github.com/ansshahzadr/Accelerating-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412938709
git clone --depth 1 --no-tags https://github.com/CORETRAITSTECHNOLOGIES/Digital_Blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414867793
git clone --depth 1 --no-tags https://github.com/jeronimopenha/grnDerridaPlot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412659254
git clone --depth 1 --no-tags https://github.com/JustAnotherJoey/digital-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413222948
git clone --depth 1 --no-tags https://github.com/RobinHYuan/ELEC402-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415491412
git clone --depth 1 --no-tags https://github.com/huweim/Convolution_Kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415943473
git clone --depth 1 --no-tags https://github.com/soda92/verilog-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417452691
git clone --depth 1 --no-tags https://github.com/Ethan-Nagelvoort/Basys3-projects-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417762433
git clone --depth 1 --no-tags https://github.com/agoktugaydin/basys3-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417973812
git clone --depth 1 --no-tags https://github.com/SahanaSai/Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420177797
git clone --depth 1 --no-tags https://github.com/dariosol/L0Tribe_bigger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419731048
git clone --depth 1 --no-tags https://github.com/georgewzg95/raw_data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420226806
git clone --depth 1 --no-tags https://github.com/tzuyingchien/ICLAB_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414541872
git clone --depth 1 --no-tags https://github.com/AliRezayiNejad/digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420115543
git clone --depth 1 --no-tags https://github.com/Flymindo/CryptoATM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409302641
git clone --depth 1 --no-tags https://github.com/goldenyoo/my_lstm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412023233
git clone --depth 1 --no-tags https://github.com/Jack0v/HD44780--to--202-md-20gink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411831376
git clone --depth 1 --no-tags https://github.com/BrawnyClover/DigitalSystemDesignAndLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408085990
git clone --depth 1 --no-tags https://github.com/xet7/special_snowflake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410051661
git clone --depth 1 --no-tags https://github.com/GladingRay/GR-MIPS32CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412998346
git clone --depth 1 --no-tags https://github.com/WangHaoranRobin/ECE154A-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412959145
git clone --depth 1 --no-tags https://github.com/Ulremberg/Material_Video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412583015
git clone --depth 1 --no-tags https://github.com/RatkoFri/Verilog-to-GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414097401
git clone --depth 1 --no-tags https://github.com/TheAllyA/EEE3096S-WorkPackage6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420225976
git clone --depth 1 --no-tags https://github.com/antonblaise/max10_nios2_interrupt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415408585
git clone --depth 1 --no-tags https://github.com/rupal13g/Full-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415368960
git clone --depth 1 --no-tags https://github.com/jenkka/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417644620
git clone --depth 1 --no-tags https://github.com/KaushikThumar/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418049734
git clone --depth 1 --no-tags https://github.com/amoghgajare/FPGA_To_Arduino_UART_Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417394359
git clone --depth 1 --no-tags https://github.com/kenny7992721/Baseband_teach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418534243
git clone --depth 1 --no-tags https://github.com/Faadi12/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418611213
git clone --depth 1 --no-tags https://github.com/Anirban792/mod5pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418195924
git clone --depth 1 --no-tags https://github.com/FreddyZC/rotador_palabras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419234423
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415768585
git clone --depth 1 --no-tags https://github.com/jeanpierrenator/MiniProjetHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418218472
git clone --depth 1 --no-tags https://github.com/nashiha/PongUltrasonicSensors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419106477
git clone --depth 1 --no-tags https://github.com/SheronSuditha/FPGA-Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408104174
git clone --depth 1 --no-tags https://github.com/K10SHI/AND_NOR_AND_NAND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408338981
git clone --depth 1 --no-tags https://github.com/ngi-nix/libresoc-litex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408175689
git clone --depth 1 --no-tags https://github.com/Luckyee2/IC-EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409100482
git clone --depth 1 --no-tags https://github.com/RITHIKAKATHIR/logic-design_verilog_S3_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410210351
git clone --depth 1 --no-tags https://github.com/ashari0831/Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410517731
git clone --depth 1 --no-tags https://github.com/xiezx23/Xcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410534409
