{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665859552171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665859552171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 03:45:52 2022 " "Processing started: Sun Oct 16 03:45:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665859552171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859552171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp32_uart_rx_tx -c fp32_uart_rx_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp32_uart_rx_tx -c fp32_uart_rx_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859552171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665859552365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665859552366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 3 3 " "Found 3 design units, including 3 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_rx " "Found entity 1: fp32_uart_rx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665859558126 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp32_uart_tx " "Found entity 2: fp32_uart_tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665859558126 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp32_uart_rx_tx " "Found entity 3: fp32_uart_rx_tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 692 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665859558126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp32_uart_rx_tx " "Elaborating entity \"fp32_uart_rx_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665859558152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_rx fp32_uart_rx:My_UART_Rx " "Elaborating entity \"fp32_uart_rx\" for hierarchy \"fp32_uart_rx:My_UART_Rx\"" {  } { { "top.sv" "My_UART_Rx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665859558166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(28) " "Verilog HDL assignment warning at top.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665859558166 "|fp32_uart_rx_tx|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(85) " "Verilog HDL assignment warning at top.sv(85): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665859558168 "|fp32_uart_rx_tx|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(91) " "Verilog HDL assignment warning at top.sv(91): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665859558168 "|fp32_uart_rx_tx|fp32_uart_rx:My_UART_Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_tx fp32_uart_tx:My_UART_Tx " "Elaborating entity \"fp32_uart_tx\" for hierarchy \"fp32_uart_tx:My_UART_Tx\"" {  } { { "top.sv" "My_UART_Tx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665859558193 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(203) " "Verilog HDL Case Statement information at top.sv(203): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665859558201 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data top.sv(196) " "Verilog HDL Always Construct warning at top.sv(196): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665859558203 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] top.sv(203) " "Inferred latch for \"tx_data\[0\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] top.sv(203) " "Inferred latch for \"tx_data\[1\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] top.sv(203) " "Inferred latch for \"tx_data\[2\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] top.sv(203) " "Inferred latch for \"tx_data\[3\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] top.sv(203) " "Inferred latch for \"tx_data\[4\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] top.sv(203) " "Inferred latch for \"tx_data\[5\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] top.sv(203) " "Inferred latch for \"tx_data\[6\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] top.sv(203) " "Inferred latch for \"tx_data\[7\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[8\] top.sv(203) " "Inferred latch for \"tx_data\[8\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[9\] top.sv(203) " "Inferred latch for \"tx_data\[9\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558209 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[10\] top.sv(203) " "Inferred latch for \"tx_data\[10\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[11\] top.sv(203) " "Inferred latch for \"tx_data\[11\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[12\] top.sv(203) " "Inferred latch for \"tx_data\[12\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[13\] top.sv(203) " "Inferred latch for \"tx_data\[13\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[14\] top.sv(203) " "Inferred latch for \"tx_data\[14\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[15\] top.sv(203) " "Inferred latch for \"tx_data\[15\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[16\] top.sv(203) " "Inferred latch for \"tx_data\[16\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[17\] top.sv(203) " "Inferred latch for \"tx_data\[17\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[18\] top.sv(203) " "Inferred latch for \"tx_data\[18\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[19\] top.sv(203) " "Inferred latch for \"tx_data\[19\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[20\] top.sv(203) " "Inferred latch for \"tx_data\[20\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[21\] top.sv(203) " "Inferred latch for \"tx_data\[21\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[22\] top.sv(203) " "Inferred latch for \"tx_data\[22\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[23\] top.sv(203) " "Inferred latch for \"tx_data\[23\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[24\] top.sv(203) " "Inferred latch for \"tx_data\[24\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[25\] top.sv(203) " "Inferred latch for \"tx_data\[25\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[26\] top.sv(203) " "Inferred latch for \"tx_data\[26\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[27\] top.sv(203) " "Inferred latch for \"tx_data\[27\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[28\] top.sv(203) " "Inferred latch for \"tx_data\[28\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[29\] top.sv(203) " "Inferred latch for \"tx_data\[29\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[30\] top.sv(203) " "Inferred latch for \"tx_data\[30\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[31\] top.sv(203) " "Inferred latch for \"tx_data\[31\]\" at top.sv(203)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_uart_rx_tx/top.sv" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859558210 "|fp32_uart_rx_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665859558769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665859559078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665859559201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665859559201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665859559240 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665859559240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665859559240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665859559240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665859559259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 03:45:59 2022 " "Processing ended: Sun Oct 16 03:45:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665859559259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665859559259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665859559259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665859559259 ""}
