module nand_gate(input a, input b, output z);
    assign z = ~(a & b);
endmodule

module test;
    reg a,b;
    wire z;
    nand_gate obj(a,b,z);
    initial begin
    a=0;b=0;
    #20 a=0;b=1;
    #20 a=1;b=0;
    #20 a=1;b=1;
    #20 $finish;
    end
    initial begin
    $display("INPUT \t OUTPUT");
    $monitor("a=%b, b=%b, z=%b\n",a,b,z);
    end
endmodule
