// Seed: 1458105388
module module_0 ();
  assign id_1 = (id_1 - id_1) ? |id_1 : id_1++;
  uwire id_2 = 1;
  module_0 id_3;
  initial begin
    disable id_4;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_4;
  module_0();
  assign id_4#(
      .id_4(1),
      .id_1(1),
      .id_1(1'h0),
      .id_1(1)
  ) = 1;
endmodule
