#include <arch/csr.h>
#include <arch/plic.h>
#include <arch/timer.h>
#include <kernel/printf.h>
#include <kernel/serial.h>
#include <kernel/trap.h>
#include <kernel/panic.h>

/* defined in src/trap_entry.S */
extern void trap_entry();

void handle_irq()
{
	u64 cause = csr_read(CSR_SCAUSE);

	if (cause == TRAP_TIMER_IRQ) {
		timer_irq();
		return;
	}

	if (cause == TRAP_EXTERNAL_IRQ) {
		u32 irq = plic_hart_claim_irq(0);

		if (irq == IRQ_SERIAL) {
			serial_irq();
		} else if (irq != 0) {
			error("unexpected external irq %u\n", irq);
		}

		if (irq != 0) {
			plic_hart_complete_irq(0, irq);
		}
		return;
	}

	panic("unknown irq cause=%#lx\n", cause);
}

void handle_exception()
{
	u64 cause = csr_read(CSR_SCAUSE);
	u64 tval = csr_read(CSR_STVAL);
	u64 epc = csr_read(CSR_SEPC);

	switch (cause) {
	case EXCEPTION_INST_ACCESS_FAULT:
	case EXCEPTION_LOAD_ACCESS_FAULT:
	case EXCEPTION_STORE_ACCESS_FAULT:
	case EXCEPTION_INST_PAGE_FAULT:
	case EXCEPTION_LOAD_PAGE_FAULT:
	case EXCEPTION_STORE_PAGE_FAULT:
		error("trap fault cause=%#lx epc=%#lx tval=%#lx\n", cause, epc, tval);
		panic("page/access fault\n");
	default:
		error("unexpected exception cause=%#lx epc=%#lx tval=%#lx\n", cause, epc, tval);
		panic("unexpected exception\n");
	}
}

void trap_setup()
{
	csr_write(CSR_STVEC, (u64)trap_entry);
	hart_irq_disable();
}

void handle_trap()
{
	u64 cause = csr_read(CSR_SCAUSE);

	if (cause & TRAP_IRQ_BIT) {
		handle_irq();
	} else {
		handle_exception();
	}
}

void hart_irq_enable()
{
	csr_set(CSR_SSTATUS, CSR_SSTATUS_SIE);
}

u64 hart_irq_save()
{
    u64 flags = csr_read(CSR_SSTATUS) & CSR_SSTATUS_SIE;
    hart_irq_disable();
    return flags;
}

void hart_irq_restore(u64 flags)
{
	if (flags & CSR_SSTATUS_SIE)
		hart_irq_enable();
	else
		hart_irq_disable();
}

void hart_irq_disable()
{
	csr_clear(CSR_SSTATUS, CSR_SSTATUS_SIE);
}
