

================================================================
== Vivado HLS Report for 'proc_1'
================================================================
* Date:           Thu Aug  8 02:59:41 2019

* Version:        2019.2.0 (Build 2609964 on Mon Aug 05 02:36:12 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     3.240|        3.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-------------+-------------+-----+-----+---------+
    |  Latency  |      Latency Realtime     |  Interval | Pipeline|
    | min | max |     min     |     max     | min | max |   Type  |
    +-----+-----+-------------+-------------+-----+-----+---------+
    |   24|   24| 77.760 (ns) | 77.760 (ns) |   24|   24|   none  |
    +-----+-----+-------------+-------------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          1|          1|    10|    yes   |
        |- Loop 2  |   10|   10|         2|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     30|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     34|    -|
|Register         |        -|      -|      85|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      85|     64|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_125_p2                     |     +    |      0|  0|   6|           4|           1|
    |i_4_fu_141_p2                     |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |icmp_ln25_fu_119_p2               |   icmp   |      0|  0|   2|           4|           4|
    |icmp_ln30_fu_135_p2               |   icmp   |      0|  0|   2|           4|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  30|          28|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n            |   3|          2|    1|          2|
    |access03_reg_84          |   3|          2|   32|         64|
    |ap_NS_fsm                |   4|          6|    1|          6|
    |ap_done                  |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   3|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   3|          3|    1|          3|
    |data_channel1_blk_n      |   3|          2|    1|          2|
    |data_channel2_blk_n      |   3|          2|    1|          2|
    |i_3_reg_108              |   3|          2|    4|          8|
    |i_reg_97                 |   3|          2|    4|          8|
    |real_start               |   3|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  34|         28|   48|        102|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |access03_reg_84          |  32|   0|   32|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |i_3_reg_108              |   4|   0|    4|          0|
    |i_reg_97                 |   4|   0|    4|          0|
    |icmp_ln25_reg_147        |   1|   0|    1|          0|
    |icmp_ln30_reg_162        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_V_reg_156       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  85|   0|   85|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     proc_1    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     proc_1    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     proc_1    | return value |
|start_full_n          |  in |    1| ap_ctrl_hs |     proc_1    | return value |
|ap_done               | out |    1| ap_ctrl_hs |     proc_1    | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |     proc_1    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     proc_1    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     proc_1    | return value |
|start_out             | out |    1| ap_ctrl_hs |     proc_1    | return value |
|start_write           | out |    1| ap_ctrl_hs |     proc_1    | return value |
|data_channel1_din     | out |   32|   ap_fifo  | data_channel1 |    pointer   |
|data_channel1_full_n  |  in |    1|   ap_fifo  | data_channel1 |    pointer   |
|data_channel1_write   | out |    1|   ap_fifo  | data_channel1 |    pointer   |
|data_channel2_din     | out |   32|   ap_fifo  | data_channel2 |    pointer   |
|data_channel2_full_n  |  in |    1|   ap_fifo  | data_channel2 |    pointer   |
|data_channel2_write   | out |    1|   ap_fifo  | data_channel2 |    pointer   |
|A_TDATA               |  in |   32|    axis    |   A_V_data_V  |    pointer   |
|A_TVALID              |  in |    1|    axis    |   A_V_dest_V  |    pointer   |
|A_TREADY              | out |    1|    axis    |   A_V_dest_V  |    pointer   |
|A_TDEST               |  in |    6|    axis    |   A_V_dest_V  |    pointer   |
|A_TKEEP               |  in |    4|    axis    |   A_V_keep_V  |    pointer   |
|A_TSTRB               |  in |    4|    axis    |   A_V_strb_V  |    pointer   |
|A_TUSER               |  in |    2|    axis    |   A_V_user_V  |    pointer   |
|A_TLAST               |  in |    1|    axis    |   A_V_last_V  |    pointer   |
|A_TID                 |  in |    5|    axis    |    A_V_id_V   |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel2, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel1, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %A_V_dest_V, i5 %A_V_id_V, i1 %A_V_last_V, i2 %A_V_user_V, i4 %A_V_strb_V, i4 %A_V_keep_V, i32 %A_V_data_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%br_ln25 = br void %for.inc" [example.cpp:25]   --->   Operation 11 'br' 'br_ln25' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%access03 = phi i32, void %entry, i32 %tmp_data_V, void %for.inc.split"   --->   Operation 12 'phi' 'access03' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i4, void %entry, i4 %i_2, void %for.inc.split"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.96ns)   --->   "%icmp_ln25 = icmp_eq  i4 %i, i4" [example.cpp:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 26 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%i_2 = add i4 %i, i4" [example.cpp:25]   --->   Operation 17 'add' 'i_2' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 15 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc.split, void %for.inc21.preheader" [example.cpp:25]   --->   Operation 18 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_11 = read i54 @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V"   --->   Operation 19 'read' 'empty_11' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty_11"   --->   Operation 20 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 21 [1/1] (3.24ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %data_channel1, i32 %tmp_data_V" [/proj/xbuilds/2019.2_0805_1/installs/lin64/Vitis/HEAD/common/technology/autopilot/hls_stream_39.h:106]   --->   Operation 21 'write' 'write_ln106' <Predicate = (!icmp_ln25)> <Delay = 3.24> <Core = "FIFO">   --->   Core 34 'FIFO' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.46>
ST_4 : Operation 23 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc21"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 5 <SV = 3> <Delay = 0.99>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_3 = phi i4 %i_4, void %for.inc21.split, i4, void %for.inc21.preheader"   --->   Operation 24 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.96ns)   --->   "%icmp_ln30 = icmp_eq  i4 %i_3, i4" [example.cpp:30]   --->   Operation 26 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 26 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 27 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.99ns)   --->   "%i_4 = add i4 %i_3, i4" [example.cpp:30]   --->   Operation 28 'add' 'i_4' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 15 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc21.split, void %if.end" [example.cpp:30]   --->   Operation 29 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.24>
ST_6 : Operation 30 [1/1] (3.24ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %data_channel2, i32 %access03" [/proj/xbuilds/2019.2_0805_1/installs/lin64/Vitis/HEAD/common/technology/autopilot/hls_stream_39.h:106]   --->   Operation 30 'write' 'write_ln106' <Predicate = (!icmp_ln30)> <Delay = 3.24> <Core = "FIFO">   --->   Core 34 'FIFO' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [example.cpp:47]   --->   Operation 32 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_channel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln25           (br               ) [ 01110000]
access03          (phi              ) [ 00101110]
i                 (phi              ) [ 00100000]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln25         (icmp             ) [ 00110000]
empty             (speclooptripcount) [ 00000000]
i_2               (add              ) [ 01110000]
br_ln25           (br               ) [ 00000000]
empty_11          (read             ) [ 00000000]
tmp_data_V        (extractvalue     ) [ 01110000]
write_ln106       (write            ) [ 00000000]
br_ln0            (br               ) [ 01110000]
br_ln0            (br               ) [ 00001110]
i_3               (phi              ) [ 00000100]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln30         (icmp             ) [ 00000110]
empty_12          (speclooptripcount) [ 00000000]
i_4               (add              ) [ 00001110]
br_ln30           (br               ) [ 00000000]
write_ln106       (write            ) [ 00000000]
br_ln0            (br               ) [ 00001110]
ret_ln47          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_channel1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_channel2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_11_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="54" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="0" index="3" bw="4" slack="0"/>
<pin id="57" dir="0" index="4" bw="2" slack="0"/>
<pin id="58" dir="0" index="5" bw="1" slack="0"/>
<pin id="59" dir="0" index="6" bw="5" slack="0"/>
<pin id="60" dir="0" index="7" bw="6" slack="0"/>
<pin id="61" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln106_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="1"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln106_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="3"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/6 "/>
</bind>
</comp>

<comp id="84" class="1005" name="access03_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="access03 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="access03_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="access03/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_3_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_3_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln25_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_data_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="54" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln30_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="icmp_ln25_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_data_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln30_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_4_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="48" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="95"><net_src comp="84" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="101" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="101" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="52" pin="8"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="112" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="112" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="119" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="125" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="159"><net_src comp="131" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="165"><net_src comp="135" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="141" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_channel1 | {3 }
	Port: data_channel2 | {6 }
	Port: A_V_data_V | {}
	Port: A_V_keep_V | {}
	Port: A_V_strb_V | {}
	Port: A_V_user_V | {}
	Port: A_V_last_V | {}
	Port: A_V_id_V | {}
	Port: A_V_dest_V | {}
 - Input state : 
	Port: proc_1 : A_V_data_V | {2 }
	Port: proc_1 : A_V_keep_V | {2 }
	Port: proc_1 : A_V_strb_V | {2 }
	Port: proc_1 : A_V_user_V | {2 }
	Port: proc_1 : A_V_last_V | {2 }
	Port: proc_1 : A_V_id_V | {2 }
	Port: proc_1 : A_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i_2 : 1
		br_ln25 : 2
	State 3
	State 4
	State 5
		icmp_ln30 : 1
		i_4 : 1
		br_ln30 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_2_fu_125       |    0    |    6    |
|          |        i_4_fu_141       |    0    |    6    |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln25_fu_119    |    0    |    2    |
|          |     icmp_ln30_fu_135    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |   empty_11_read_fu_52   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln106_write_fu_70 |    0    |    0    |
|          | write_ln106_write_fu_77 |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|    tmp_data_V_fu_131    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    16   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  access03_reg_84 |   32   |
|    i_2_reg_151   |    4   |
|    i_3_reg_108   |    4   |
|    i_4_reg_166   |    4   |
|     i_reg_97     |    4   |
| icmp_ln25_reg_147|    1   |
| icmp_ln30_reg_162|    1   |
|tmp_data_V_reg_156|   32   |
+------------------+--------+
|       Total      |   82   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| access03_reg_84 |  p0  |   2  |  32  |   64   ||    3    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  0.466  ||    3    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   16   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    3   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   82   |   19   |
+-----------+--------+--------+--------+
