vendor_name = ModelSim
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/full_adder.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/D_flipflop.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/counter.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.qip
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.qip
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/online_adder_testing.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_mtq1.tdf
source_file = 1, /altera/13.0/urop/urop research/matlab/ram_input.mif
source_file = 1, C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_fjn1.tdf
design_name = online_adder_testing
instance = comp, \clk~input\, clk~input, online_adder_testing, 1
