digraph "0_qemu_bfc56535f793c557aa754c50213fc5f882e6482d@pointer" {
"1000658" [label="(Call,s->start_addr * 4)"];
"1000439" [label="(Call,s->start_addr * 4)"];
"1000361" [label="(Call,s->start_addr * 4)"];
"1000465" [label="(Call,s->start_addr * 4)"];
"1000656" [label="(Call,addr1 = (s->start_addr * 4))"];
"1000695" [label="(Call,memory_region_snapshot_and_clear_dirty(&s->vram, addr1,\n                                                      line_offset * height,\n                                                       DIRTY_MEMORY_VGA))"];
"1000693" [label="(Call,snap = memory_region_snapshot_and_clear_dirty(&s->vram, addr1,\n                                                      line_offset * height,\n                                                       DIRTY_MEMORY_VGA))"];
"1000800" [label="(Call,memory_region_snapshot_get_dirty(&s->vram, snap,\n                                                      page0, page1 - page0))"];
"1000798" [label="(Call,update = memory_region_snapshot_get_dirty(&s->vram, snap,\n                                                      page0, page1 - page0))"];
"1000810" [label="(Call,update |= vga_scanline_invalidated(s, y))"];
"1000928" [label="(Call,g_free(snap))"];
"1000715" [label="(Call,addr = addr1)"];
"1000745" [label="(Call,addr & ~(1 << shift))"];
"1000744" [label="(Call,(addr & ~(1 << shift)) | ((y1 & 1) << shift))"];
"1000742" [label="(Call,addr = (addr & ~(1 << shift)) | ((y1 & 1) << shift))"];
"1000769" [label="(Call,addr & ~0x8000)"];
"1000768" [label="(Call,(addr & ~0x8000) | ((y1 & 2) << 14))"];
"1000766" [label="(Call,addr = (addr & ~0x8000) | ((y1 & 2) << 14))"];
"1000780" [label="(Call,page0 = addr)"];
"1000807" [label="(Call,page1 - page0)"];
"1000783" [label="(Call,page1 = addr + bwidth - 1)"];
"1000785" [label="(Call,addr + bwidth - 1)"];
"1000830" [label="(Call,vga_draw_line(s, d, s->vram_ptr + addr, width))"];
"1000812" [label="(Call,vga_scanline_invalidated(s, y))"];
"1000822" [label="(Call,y_start = y)"];
"1000819" [label="(Call,y_start < 0)"];
"1000850" [label="(Call,y_start >= 0)"];
"1000861" [label="(Call,y - y_start)"];
"1000854" [label="(Call,dpy_gfx_update(s->con, 0, y_start,\n                               disp_width, y - y_start))"];
"1000918" [label="(Call,dpy_gfx_update(s->con, 0, y_start,\n                       disp_width, y - y_start))"];
"1000902" [label="(Call,y == s->line_compare)"];
"1000712" [label="(Call,y++)"];
"1000709" [label="(Call,y < height)"];
"1000925" [label="(Call,y - y_start)"];
"1000914" [label="(Call,y_start >= 0)"];
"1000843" [label="(Call,s->cursor_draw_line(s, d, y))"];
"1000910" [label="(Call,d += linesize)"];
"1000833" [label="(Call,s->vram_ptr + addr)"];
"1000889" [label="(Call,addr1 += line_offset)"];
"1000783" [label="(Call,page1 = addr + bwidth - 1)"];
"1000664" [label="(Identifier,bwidth)"];
"1000844" [label="(Identifier,s)"];
"1000805" [label="(Identifier,snap)"];
"1000782" [label="(Identifier,addr)"];
"1000707" [label="(Identifier,y)"];
"1000710" [label="(Identifier,y)"];
"1000870" [label="(Identifier,multi_run)"];
"1000115" [label="(Call,qemu_console_surface(s->con))"];
"1000811" [label="(Identifier,update)"];
"1000653" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000350" [label="(Call,qemu_create_displaysurface_from(disp_width,\n                    height, format, s->line_offset,\n                    s->vram_ptr + (s->start_addr * 4)))"];
"1000816" [label="(Identifier,update)"];
"1000714" [label="(Block,)"];
"1000747" [label="(Call,~(1 << shift))"];
"1000712" [label="(Call,y++)"];
"1000705" [label="(ControlStructure,for(y = 0; y < height; y++))"];
"1000927" [label="(Identifier,y_start)"];
"1000711" [label="(Identifier,height)"];
"1000919" [label="(Call,s->con)"];
"1000769" [label="(Call,addr & ~0x8000)"];
"1000432" [label="(Call,surface_data(surface) != s->vram_ptr\n                + (s->start_addr * 4))"];
"1000466" [label="(Call,s->start_addr)"];
"1000765" [label="(Block,)"];
"1000912" [label="(Identifier,linesize)"];
"1000715" [label="(Call,addr = addr1)"];
"1000667" [label="(Call,width * bits)"];
"1000784" [label="(Identifier,page1)"];
"1000713" [label="(Identifier,y)"];
"1000918" [label="(Call,dpy_gfx_update(s->con, 0, y_start,\n                       disp_width, y - y_start))"];
"1000839" [label="(ControlStructure,if (s->cursor_draw_line))"];
"1000111" [label="(Block,)"];
"1000676" [label="(Call,d = surface_data(surface))"];
"1000939" [label="(MethodReturn,static void)"];
"1000861" [label="(Call,y - y_start)"];
"1000824" [label="(Identifier,y)"];
"1000845" [label="(Identifier,d)"];
"1000774" [label="(Identifier,y1)"];
"1000834" [label="(Call,s->vram_ptr)"];
"1000746" [label="(Identifier,addr)"];
"1000658" [label="(Call,s->start_addr * 4)"];
"1000831" [label="(Identifier,s)"];
"1000883" [label="(ControlStructure,if ((y1 & mask) == mask))"];
"1000657" [label="(Identifier,addr1)"];
"1000864" [label="(Call,y_start = -1)"];
"1000694" [label="(Identifier,snap)"];
"1000659" [label="(Call,s->start_addr)"];
"1000772" [label="(Call,(y1 & 2) << 14)"];
"1000770" [label="(Identifier,addr)"];
"1000850" [label="(Call,y_start >= 0)"];
"1000813" [label="(Identifier,s)"];
"1000922" [label="(Literal,0)"];
"1000662" [label="(Literal,4)"];
"1000843" [label="(Call,s->cursor_draw_line(s, d, y))"];
"1000832" [label="(Identifier,d)"];
"1000830" [label="(Call,vga_draw_line(s, d, s->vram_ptr + addr, width))"];
"1000771" [label="(Identifier,~0x8000)"];
"1000365" [label="(Literal,4)"];
"1000852" [label="(Literal,0)"];
"1000709" [label="(Call,y < height)"];
"1000761" [label="(Identifier,s)"];
"1000634" [label="(Call,printf(\"w=%d h=%d v=%d line_offset=%d cr[0x09]=0x%02x cr[0x17]=0x%02x linecmp=%d sr[0x01]=0x%02x\n\",\n           width, height, v, line_offset, s->cr[9], s->cr[VGA_CRTC_MODE],\n           s->line_compare, sr(s, VGA_SEQ_CLOCK_MODE)))"];
"1000913" [label="(ControlStructure,if (y_start >= 0))"];
"1000753" [label="(Identifier,y1)"];
"1000766" [label="(Call,addr = (addr & ~0x8000) | ((y1 & 2) << 14))"];
"1000258" [label="(Call,disp_width <<= 1)"];
"1000920" [label="(Identifier,s)"];
"1000435" [label="(Call,s->vram_ptr\n                + (s->start_addr * 4))"];
"1000810" [label="(Call,update |= vga_scanline_invalidated(s, y))"];
"1000812" [label="(Call,vga_scanline_invalidated(s, y))"];
"1000901" [label="(ControlStructure,if (y == s->line_compare))"];
"1000723" [label="(Identifier,s)"];
"1000797" [label="(Block,)"];
"1000470" [label="(Call,dpy_gfx_replace_surface(s->con, surface))"];
"1000890" [label="(Identifier,addr1)"];
"1000849" [label="(ControlStructure,if (y_start >= 0))"];
"1000807" [label="(Call,page1 - page0)"];
"1000916" [label="(Literal,0)"];
"1000837" [label="(Identifier,addr)"];
"1000786" [label="(Identifier,addr)"];
"1000798" [label="(Call,update = memory_region_snapshot_get_dirty(&s->vram, snap,\n                                                      page0, page1 - page0))"];
"1000680" [label="(Call,linesize = surface_stride(surface))"];
"1000818" [label="(ControlStructure,if (y_start < 0))"];
"1000381" [label="(Call,qemu_console_surface(s->con))"];
"1000809" [label="(Identifier,page0)"];
"1000716" [label="(Identifier,addr)"];
"1000672" [label="(Call,y_start = -1)"];
"1000801" [label="(Call,&s->vram)"];
"1000808" [label="(Identifier,page1)"];
"1000700" [label="(Identifier,addr1)"];
"1000366" [label="(Call,dpy_gfx_replace_surface(s->con, surface))"];
"1000274" [label="(Call,disp_width <<= 1)"];
"1000926" [label="(Identifier,y)"];
"1000785" [label="(Call,addr + bwidth - 1)"];
"1000856" [label="(Identifier,s)"];
"1000778" [label="(Identifier,update)"];
"1000819" [label="(Call,y_start < 0)"];
"1000928" [label="(Call,g_free(snap))"];
"1000169" [label="(Call,disp_width = width)"];
"1000806" [label="(Identifier,page0)"];
"1000907" [label="(Call,addr1 = 0)"];
"1000904" [label="(Call,s->line_compare)"];
"1000781" [label="(Identifier,page0)"];
"1000893" [label="(Identifier,y1)"];
"1000767" [label="(Identifier,addr)"];
"1000814" [label="(Identifier,y)"];
"1000846" [label="(Identifier,y)"];
"1000822" [label="(Call,y_start = y)"];
"1000914" [label="(Call,y_start >= 0)"];
"1000858" [label="(Literal,0)"];
"1000929" [label="(Identifier,snap)"];
"1000780" [label="(Call,page0 = addr)"];
"1000293" [label="(Call,dpy_gfx_check_format(s->con, format))"];
"1000454" [label="(Call,qemu_create_displaysurface_from(disp_width,\n                height, format, s->line_offset,\n                s->vram_ptr + (s->start_addr * 4)))"];
"1000925" [label="(Call,y - y_start)"];
"1000860" [label="(Identifier,disp_width)"];
"1000440" [label="(Call,s->start_addr)"];
"1000743" [label="(Identifier,addr)"];
"1000911" [label="(Identifier,d)"];
"1000923" [label="(Identifier,y_start)"];
"1000361" [label="(Call,s->start_addr * 4)"];
"1000800" [label="(Call,memory_region_snapshot_get_dirty(&s->vram, snap,\n                                                      page0, page1 - page0))"];
"1000823" [label="(Identifier,y_start)"];
"1000833" [label="(Call,s->vram_ptr + addr)"];
"1000908" [label="(Identifier,addr1)"];
"1000745" [label="(Call,addr & ~(1 << shift))"];
"1000859" [label="(Identifier,y_start)"];
"1000109" [label="(MethodParameterIn,VGACommonState *s)"];
"1000862" [label="(Identifier,y)"];
"1000727" [label="(Block,)"];
"1000751" [label="(Call,(y1 & 1) << shift)"];
"1000373" [label="(Call,qemu_console_resize(s->con, disp_width, height))"];
"1000903" [label="(Identifier,y)"];
"1000744" [label="(Call,(addr & ~(1 << shift)) | ((y1 & 1) << shift))"];
"1000841" [label="(Identifier,s)"];
"1000357" [label="(Call,s->vram_ptr + (s->start_addr * 4))"];
"1000932" [label="(Identifier,s)"];
"1000820" [label="(Identifier,y_start)"];
"1000863" [label="(Identifier,y_start)"];
"1000853" [label="(Block,)"];
"1000865" [label="(Identifier,y_start)"];
"1000443" [label="(Literal,4)"];
"1000136" [label="(Call,*snap = NULL)"];
"1000696" [label="(Call,&s->vram)"];
"1000902" [label="(Call,y == s->line_compare)"];
"1000317" [label="(Call,disp_width != s->last_width)"];
"1000706" [label="(Call,y = 0)"];
"1000787" [label="(Call,bwidth - 1)"];
"1000924" [label="(Identifier,disp_width)"];
"1000855" [label="(Call,s->con)"];
"1000690" [label="(Block,)"];
"1000704" [label="(Identifier,DIRTY_MEMORY_VGA)"];
"1000828" [label="(Identifier,surface)"];
"1000465" [label="(Call,s->start_addr * 4)"];
"1000799" [label="(Identifier,update)"];
"1000362" [label="(Call,s->start_addr)"];
"1000793" [label="(Call,update = 1)"];
"1000889" [label="(Call,addr1 += line_offset)"];
"1000891" [label="(Identifier,line_offset)"];
"1000742" [label="(Call,addr = (addr & ~(1 << shift)) | ((y1 & 1) << shift))"];
"1000829" [label="(Block,)"];
"1000917" [label="(Block,)"];
"1000851" [label="(Identifier,y_start)"];
"1000439" [label="(Call,s->start_addr * 4)"];
"1000691" [label="(Call,vga_sync_dirty_bitmap(s))"];
"1000461" [label="(Call,s->vram_ptr + (s->start_addr * 4))"];
"1000701" [label="(Call,line_offset * height)"];
"1000768" [label="(Call,(addr & ~0x8000) | ((y1 & 2) << 14))"];
"1000910" [label="(Call,d += linesize)"];
"1000854" [label="(Call,dpy_gfx_update(s->con, 0, y_start,\n                               disp_width, y - y_start))"];
"1000915" [label="(Identifier,y_start)"];
"1000791" [label="(Identifier,full_update)"];
"1000469" [label="(Literal,4)"];
"1000821" [label="(Literal,0)"];
"1000656" [label="(Call,addr1 = (s->start_addr * 4))"];
"1000693" [label="(Call,snap = memory_region_snapshot_and_clear_dirty(&s->vram, addr1,\n                                                      line_offset * height,\n                                                       DIRTY_MEMORY_VGA))"];
"1000838" [label="(Identifier,width)"];
"1000717" [label="(Identifier,addr1)"];
"1000695" [label="(Call,memory_region_snapshot_and_clear_dirty(&s->vram, addr1,\n                                                      line_offset * height,\n                                                       DIRTY_MEMORY_VGA))"];
"1000658" -> "1000656"  [label="AST: "];
"1000658" -> "1000662"  [label="CFG: "];
"1000659" -> "1000658"  [label="AST: "];
"1000662" -> "1000658"  [label="AST: "];
"1000656" -> "1000658"  [label="CFG: "];
"1000658" -> "1000939"  [label="DDG: s->start_addr"];
"1000658" -> "1000656"  [label="DDG: s->start_addr"];
"1000658" -> "1000656"  [label="DDG: 4"];
"1000439" -> "1000658"  [label="DDG: s->start_addr"];
"1000361" -> "1000658"  [label="DDG: s->start_addr"];
"1000465" -> "1000658"  [label="DDG: s->start_addr"];
"1000439" -> "1000435"  [label="AST: "];
"1000439" -> "1000443"  [label="CFG: "];
"1000440" -> "1000439"  [label="AST: "];
"1000443" -> "1000439"  [label="AST: "];
"1000435" -> "1000439"  [label="CFG: "];
"1000439" -> "1000432"  [label="DDG: s->start_addr"];
"1000439" -> "1000432"  [label="DDG: 4"];
"1000439" -> "1000435"  [label="DDG: s->start_addr"];
"1000439" -> "1000435"  [label="DDG: 4"];
"1000439" -> "1000465"  [label="DDG: s->start_addr"];
"1000361" -> "1000357"  [label="AST: "];
"1000361" -> "1000365"  [label="CFG: "];
"1000362" -> "1000361"  [label="AST: "];
"1000365" -> "1000361"  [label="AST: "];
"1000357" -> "1000361"  [label="CFG: "];
"1000361" -> "1000350"  [label="DDG: s->start_addr"];
"1000361" -> "1000350"  [label="DDG: 4"];
"1000361" -> "1000357"  [label="DDG: s->start_addr"];
"1000361" -> "1000357"  [label="DDG: 4"];
"1000465" -> "1000461"  [label="AST: "];
"1000465" -> "1000469"  [label="CFG: "];
"1000466" -> "1000465"  [label="AST: "];
"1000469" -> "1000465"  [label="AST: "];
"1000461" -> "1000465"  [label="CFG: "];
"1000465" -> "1000454"  [label="DDG: s->start_addr"];
"1000465" -> "1000454"  [label="DDG: 4"];
"1000465" -> "1000461"  [label="DDG: s->start_addr"];
"1000465" -> "1000461"  [label="DDG: 4"];
"1000656" -> "1000111"  [label="AST: "];
"1000657" -> "1000656"  [label="AST: "];
"1000664" -> "1000656"  [label="CFG: "];
"1000656" -> "1000939"  [label="DDG: s->start_addr * 4"];
"1000656" -> "1000939"  [label="DDG: addr1"];
"1000656" -> "1000695"  [label="DDG: addr1"];
"1000656" -> "1000715"  [label="DDG: addr1"];
"1000656" -> "1000889"  [label="DDG: addr1"];
"1000695" -> "1000693"  [label="AST: "];
"1000695" -> "1000704"  [label="CFG: "];
"1000696" -> "1000695"  [label="AST: "];
"1000700" -> "1000695"  [label="AST: "];
"1000701" -> "1000695"  [label="AST: "];
"1000704" -> "1000695"  [label="AST: "];
"1000693" -> "1000695"  [label="CFG: "];
"1000695" -> "1000939"  [label="DDG: addr1"];
"1000695" -> "1000939"  [label="DDG: &s->vram"];
"1000695" -> "1000939"  [label="DDG: line_offset * height"];
"1000695" -> "1000939"  [label="DDG: DIRTY_MEMORY_VGA"];
"1000695" -> "1000693"  [label="DDG: &s->vram"];
"1000695" -> "1000693"  [label="DDG: addr1"];
"1000695" -> "1000693"  [label="DDG: line_offset * height"];
"1000695" -> "1000693"  [label="DDG: DIRTY_MEMORY_VGA"];
"1000701" -> "1000695"  [label="DDG: line_offset"];
"1000701" -> "1000695"  [label="DDG: height"];
"1000695" -> "1000715"  [label="DDG: addr1"];
"1000695" -> "1000800"  [label="DDG: &s->vram"];
"1000695" -> "1000889"  [label="DDG: addr1"];
"1000693" -> "1000690"  [label="AST: "];
"1000694" -> "1000693"  [label="AST: "];
"1000707" -> "1000693"  [label="CFG: "];
"1000693" -> "1000939"  [label="DDG: memory_region_snapshot_and_clear_dirty(&s->vram, addr1,\n                                                      line_offset * height,\n                                                       DIRTY_MEMORY_VGA)"];
"1000693" -> "1000800"  [label="DDG: snap"];
"1000693" -> "1000928"  [label="DDG: snap"];
"1000800" -> "1000798"  [label="AST: "];
"1000800" -> "1000807"  [label="CFG: "];
"1000801" -> "1000800"  [label="AST: "];
"1000805" -> "1000800"  [label="AST: "];
"1000806" -> "1000800"  [label="AST: "];
"1000807" -> "1000800"  [label="AST: "];
"1000798" -> "1000800"  [label="CFG: "];
"1000800" -> "1000939"  [label="DDG: page1 - page0"];
"1000800" -> "1000939"  [label="DDG: page0"];
"1000800" -> "1000939"  [label="DDG: &s->vram"];
"1000800" -> "1000798"  [label="DDG: &s->vram"];
"1000800" -> "1000798"  [label="DDG: snap"];
"1000800" -> "1000798"  [label="DDG: page0"];
"1000800" -> "1000798"  [label="DDG: page1 - page0"];
"1000136" -> "1000800"  [label="DDG: snap"];
"1000807" -> "1000800"  [label="DDG: page0"];
"1000807" -> "1000800"  [label="DDG: page1"];
"1000800" -> "1000928"  [label="DDG: snap"];
"1000798" -> "1000797"  [label="AST: "];
"1000799" -> "1000798"  [label="AST: "];
"1000811" -> "1000798"  [label="CFG: "];
"1000798" -> "1000939"  [label="DDG: memory_region_snapshot_get_dirty(&s->vram, snap,\n                                                      page0, page1 - page0)"];
"1000798" -> "1000810"  [label="DDG: update"];
"1000810" -> "1000714"  [label="AST: "];
"1000810" -> "1000812"  [label="CFG: "];
"1000811" -> "1000810"  [label="AST: "];
"1000812" -> "1000810"  [label="AST: "];
"1000816" -> "1000810"  [label="CFG: "];
"1000810" -> "1000939"  [label="DDG: update |= vga_scanline_invalidated(s, y)"];
"1000810" -> "1000939"  [label="DDG: update"];
"1000810" -> "1000939"  [label="DDG: vga_scanline_invalidated(s, y)"];
"1000793" -> "1000810"  [label="DDG: update"];
"1000812" -> "1000810"  [label="DDG: s"];
"1000812" -> "1000810"  [label="DDG: y"];
"1000928" -> "1000111"  [label="AST: "];
"1000928" -> "1000929"  [label="CFG: "];
"1000929" -> "1000928"  [label="AST: "];
"1000932" -> "1000928"  [label="CFG: "];
"1000928" -> "1000939"  [label="DDG: snap"];
"1000928" -> "1000939"  [label="DDG: g_free(snap)"];
"1000136" -> "1000928"  [label="DDG: snap"];
"1000715" -> "1000714"  [label="AST: "];
"1000715" -> "1000717"  [label="CFG: "];
"1000716" -> "1000715"  [label="AST: "];
"1000717" -> "1000715"  [label="AST: "];
"1000723" -> "1000715"  [label="CFG: "];
"1000715" -> "1000939"  [label="DDG: addr1"];
"1000889" -> "1000715"  [label="DDG: addr1"];
"1000907" -> "1000715"  [label="DDG: addr1"];
"1000715" -> "1000745"  [label="DDG: addr"];
"1000715" -> "1000769"  [label="DDG: addr"];
"1000715" -> "1000780"  [label="DDG: addr"];
"1000715" -> "1000783"  [label="DDG: addr"];
"1000715" -> "1000785"  [label="DDG: addr"];
"1000715" -> "1000830"  [label="DDG: addr"];
"1000715" -> "1000833"  [label="DDG: addr"];
"1000745" -> "1000744"  [label="AST: "];
"1000745" -> "1000747"  [label="CFG: "];
"1000746" -> "1000745"  [label="AST: "];
"1000747" -> "1000745"  [label="AST: "];
"1000753" -> "1000745"  [label="CFG: "];
"1000745" -> "1000939"  [label="DDG: ~(1 << shift)"];
"1000745" -> "1000744"  [label="DDG: addr"];
"1000745" -> "1000744"  [label="DDG: ~(1 << shift)"];
"1000747" -> "1000745"  [label="DDG: 1 << shift"];
"1000744" -> "1000742"  [label="AST: "];
"1000744" -> "1000751"  [label="CFG: "];
"1000751" -> "1000744"  [label="AST: "];
"1000742" -> "1000744"  [label="CFG: "];
"1000744" -> "1000939"  [label="DDG: (y1 & 1) << shift"];
"1000744" -> "1000939"  [label="DDG: addr & ~(1 << shift)"];
"1000744" -> "1000742"  [label="DDG: addr & ~(1 << shift)"];
"1000744" -> "1000742"  [label="DDG: (y1 & 1) << shift"];
"1000751" -> "1000744"  [label="DDG: y1 & 1"];
"1000751" -> "1000744"  [label="DDG: shift"];
"1000742" -> "1000727"  [label="AST: "];
"1000743" -> "1000742"  [label="AST: "];
"1000761" -> "1000742"  [label="CFG: "];
"1000742" -> "1000939"  [label="DDG: (addr & ~(1 << shift)) | ((y1 & 1) << shift)"];
"1000742" -> "1000769"  [label="DDG: addr"];
"1000742" -> "1000780"  [label="DDG: addr"];
"1000742" -> "1000783"  [label="DDG: addr"];
"1000742" -> "1000785"  [label="DDG: addr"];
"1000742" -> "1000830"  [label="DDG: addr"];
"1000742" -> "1000833"  [label="DDG: addr"];
"1000769" -> "1000768"  [label="AST: "];
"1000769" -> "1000771"  [label="CFG: "];
"1000770" -> "1000769"  [label="AST: "];
"1000771" -> "1000769"  [label="AST: "];
"1000774" -> "1000769"  [label="CFG: "];
"1000769" -> "1000939"  [label="DDG: ~0x8000"];
"1000769" -> "1000768"  [label="DDG: addr"];
"1000769" -> "1000768"  [label="DDG: ~0x8000"];
"1000768" -> "1000766"  [label="AST: "];
"1000768" -> "1000772"  [label="CFG: "];
"1000772" -> "1000768"  [label="AST: "];
"1000766" -> "1000768"  [label="CFG: "];
"1000768" -> "1000939"  [label="DDG: addr & ~0x8000"];
"1000768" -> "1000939"  [label="DDG: (y1 & 2) << 14"];
"1000768" -> "1000766"  [label="DDG: addr & ~0x8000"];
"1000768" -> "1000766"  [label="DDG: (y1 & 2) << 14"];
"1000772" -> "1000768"  [label="DDG: y1 & 2"];
"1000772" -> "1000768"  [label="DDG: 14"];
"1000766" -> "1000765"  [label="AST: "];
"1000767" -> "1000766"  [label="AST: "];
"1000778" -> "1000766"  [label="CFG: "];
"1000766" -> "1000939"  [label="DDG: (addr & ~0x8000) | ((y1 & 2) << 14)"];
"1000766" -> "1000780"  [label="DDG: addr"];
"1000766" -> "1000783"  [label="DDG: addr"];
"1000766" -> "1000785"  [label="DDG: addr"];
"1000766" -> "1000830"  [label="DDG: addr"];
"1000766" -> "1000833"  [label="DDG: addr"];
"1000780" -> "1000714"  [label="AST: "];
"1000780" -> "1000782"  [label="CFG: "];
"1000781" -> "1000780"  [label="AST: "];
"1000782" -> "1000780"  [label="AST: "];
"1000784" -> "1000780"  [label="CFG: "];
"1000780" -> "1000939"  [label="DDG: page0"];
"1000780" -> "1000807"  [label="DDG: page0"];
"1000807" -> "1000809"  [label="CFG: "];
"1000808" -> "1000807"  [label="AST: "];
"1000809" -> "1000807"  [label="AST: "];
"1000807" -> "1000939"  [label="DDG: page1"];
"1000783" -> "1000807"  [label="DDG: page1"];
"1000783" -> "1000714"  [label="AST: "];
"1000783" -> "1000785"  [label="CFG: "];
"1000784" -> "1000783"  [label="AST: "];
"1000785" -> "1000783"  [label="AST: "];
"1000791" -> "1000783"  [label="CFG: "];
"1000783" -> "1000939"  [label="DDG: addr + bwidth - 1"];
"1000783" -> "1000939"  [label="DDG: page1"];
"1000787" -> "1000783"  [label="DDG: bwidth"];
"1000787" -> "1000783"  [label="DDG: 1"];
"1000785" -> "1000787"  [label="CFG: "];
"1000786" -> "1000785"  [label="AST: "];
"1000787" -> "1000785"  [label="AST: "];
"1000785" -> "1000939"  [label="DDG: addr"];
"1000785" -> "1000939"  [label="DDG: bwidth - 1"];
"1000787" -> "1000785"  [label="DDG: bwidth"];
"1000787" -> "1000785"  [label="DDG: 1"];
"1000830" -> "1000829"  [label="AST: "];
"1000830" -> "1000838"  [label="CFG: "];
"1000831" -> "1000830"  [label="AST: "];
"1000832" -> "1000830"  [label="AST: "];
"1000833" -> "1000830"  [label="AST: "];
"1000838" -> "1000830"  [label="AST: "];
"1000841" -> "1000830"  [label="CFG: "];
"1000830" -> "1000939"  [label="DDG: width"];
"1000830" -> "1000939"  [label="DDG: vga_draw_line(s, d, s->vram_ptr + addr, width)"];
"1000830" -> "1000939"  [label="DDG: s->vram_ptr + addr"];
"1000830" -> "1000939"  [label="DDG: s"];
"1000830" -> "1000812"  [label="DDG: s"];
"1000812" -> "1000830"  [label="DDG: s"];
"1000109" -> "1000830"  [label="DDG: s"];
"1000676" -> "1000830"  [label="DDG: d"];
"1000910" -> "1000830"  [label="DDG: d"];
"1000667" -> "1000830"  [label="DDG: width"];
"1000830" -> "1000843"  [label="DDG: s"];
"1000830" -> "1000843"  [label="DDG: d"];
"1000830" -> "1000910"  [label="DDG: d"];
"1000812" -> "1000814"  [label="CFG: "];
"1000813" -> "1000812"  [label="AST: "];
"1000814" -> "1000812"  [label="AST: "];
"1000812" -> "1000939"  [label="DDG: s"];
"1000843" -> "1000812"  [label="DDG: s"];
"1000653" -> "1000812"  [label="DDG: s"];
"1000691" -> "1000812"  [label="DDG: s"];
"1000109" -> "1000812"  [label="DDG: s"];
"1000709" -> "1000812"  [label="DDG: y"];
"1000812" -> "1000822"  [label="DDG: y"];
"1000812" -> "1000843"  [label="DDG: y"];
"1000812" -> "1000861"  [label="DDG: y"];
"1000812" -> "1000902"  [label="DDG: y"];
"1000822" -> "1000818"  [label="AST: "];
"1000822" -> "1000824"  [label="CFG: "];
"1000823" -> "1000822"  [label="AST: "];
"1000824" -> "1000822"  [label="AST: "];
"1000828" -> "1000822"  [label="CFG: "];
"1000822" -> "1000819"  [label="DDG: y_start"];
"1000822" -> "1000850"  [label="DDG: y_start"];
"1000822" -> "1000914"  [label="DDG: y_start"];
"1000819" -> "1000818"  [label="AST: "];
"1000819" -> "1000821"  [label="CFG: "];
"1000820" -> "1000819"  [label="AST: "];
"1000821" -> "1000819"  [label="AST: "];
"1000823" -> "1000819"  [label="CFG: "];
"1000828" -> "1000819"  [label="CFG: "];
"1000819" -> "1000939"  [label="DDG: y_start < 0"];
"1000850" -> "1000819"  [label="DDG: y_start"];
"1000864" -> "1000819"  [label="DDG: y_start"];
"1000672" -> "1000819"  [label="DDG: y_start"];
"1000819" -> "1000850"  [label="DDG: y_start"];
"1000819" -> "1000914"  [label="DDG: y_start"];
"1000850" -> "1000849"  [label="AST: "];
"1000850" -> "1000852"  [label="CFG: "];
"1000851" -> "1000850"  [label="AST: "];
"1000852" -> "1000850"  [label="AST: "];
"1000856" -> "1000850"  [label="CFG: "];
"1000870" -> "1000850"  [label="CFG: "];
"1000864" -> "1000850"  [label="DDG: y_start"];
"1000672" -> "1000850"  [label="DDG: y_start"];
"1000850" -> "1000861"  [label="DDG: y_start"];
"1000850" -> "1000914"  [label="DDG: y_start"];
"1000861" -> "1000854"  [label="AST: "];
"1000861" -> "1000863"  [label="CFG: "];
"1000862" -> "1000861"  [label="AST: "];
"1000863" -> "1000861"  [label="AST: "];
"1000854" -> "1000861"  [label="CFG: "];
"1000861" -> "1000854"  [label="DDG: y_start"];
"1000861" -> "1000854"  [label="DDG: y"];
"1000861" -> "1000902"  [label="DDG: y"];
"1000854" -> "1000853"  [label="AST: "];
"1000855" -> "1000854"  [label="AST: "];
"1000858" -> "1000854"  [label="AST: "];
"1000859" -> "1000854"  [label="AST: "];
"1000860" -> "1000854"  [label="AST: "];
"1000865" -> "1000854"  [label="CFG: "];
"1000854" -> "1000939"  [label="DDG: disp_width"];
"1000854" -> "1000939"  [label="DDG: s->con"];
"1000854" -> "1000939"  [label="DDG: dpy_gfx_update(s->con, 0, y_start,\n                               disp_width, y - y_start)"];
"1000854" -> "1000939"  [label="DDG: y - y_start"];
"1000293" -> "1000854"  [label="DDG: s->con"];
"1000381" -> "1000854"  [label="DDG: s->con"];
"1000470" -> "1000854"  [label="DDG: s->con"];
"1000115" -> "1000854"  [label="DDG: s->con"];
"1000366" -> "1000854"  [label="DDG: s->con"];
"1000274" -> "1000854"  [label="DDG: disp_width"];
"1000317" -> "1000854"  [label="DDG: disp_width"];
"1000169" -> "1000854"  [label="DDG: disp_width"];
"1000258" -> "1000854"  [label="DDG: disp_width"];
"1000454" -> "1000854"  [label="DDG: disp_width"];
"1000373" -> "1000854"  [label="DDG: disp_width"];
"1000350" -> "1000854"  [label="DDG: disp_width"];
"1000854" -> "1000918"  [label="DDG: s->con"];
"1000854" -> "1000918"  [label="DDG: disp_width"];
"1000918" -> "1000917"  [label="AST: "];
"1000918" -> "1000925"  [label="CFG: "];
"1000919" -> "1000918"  [label="AST: "];
"1000922" -> "1000918"  [label="AST: "];
"1000923" -> "1000918"  [label="AST: "];
"1000924" -> "1000918"  [label="AST: "];
"1000925" -> "1000918"  [label="AST: "];
"1000929" -> "1000918"  [label="CFG: "];
"1000918" -> "1000939"  [label="DDG: dpy_gfx_update(s->con, 0, y_start,\n                       disp_width, y - y_start)"];
"1000918" -> "1000939"  [label="DDG: s->con"];
"1000918" -> "1000939"  [label="DDG: y - y_start"];
"1000918" -> "1000939"  [label="DDG: y_start"];
"1000918" -> "1000939"  [label="DDG: disp_width"];
"1000293" -> "1000918"  [label="DDG: s->con"];
"1000381" -> "1000918"  [label="DDG: s->con"];
"1000470" -> "1000918"  [label="DDG: s->con"];
"1000115" -> "1000918"  [label="DDG: s->con"];
"1000366" -> "1000918"  [label="DDG: s->con"];
"1000925" -> "1000918"  [label="DDG: y_start"];
"1000925" -> "1000918"  [label="DDG: y"];
"1000274" -> "1000918"  [label="DDG: disp_width"];
"1000317" -> "1000918"  [label="DDG: disp_width"];
"1000169" -> "1000918"  [label="DDG: disp_width"];
"1000258" -> "1000918"  [label="DDG: disp_width"];
"1000454" -> "1000918"  [label="DDG: disp_width"];
"1000373" -> "1000918"  [label="DDG: disp_width"];
"1000350" -> "1000918"  [label="DDG: disp_width"];
"1000902" -> "1000901"  [label="AST: "];
"1000902" -> "1000904"  [label="CFG: "];
"1000903" -> "1000902"  [label="AST: "];
"1000904" -> "1000902"  [label="AST: "];
"1000908" -> "1000902"  [label="CFG: "];
"1000911" -> "1000902"  [label="CFG: "];
"1000902" -> "1000939"  [label="DDG: s->line_compare"];
"1000902" -> "1000939"  [label="DDG: y == s->line_compare"];
"1000902" -> "1000712"  [label="DDG: y"];
"1000843" -> "1000902"  [label="DDG: y"];
"1000634" -> "1000902"  [label="DDG: s->line_compare"];
"1000712" -> "1000705"  [label="AST: "];
"1000712" -> "1000713"  [label="CFG: "];
"1000713" -> "1000712"  [label="AST: "];
"1000710" -> "1000712"  [label="CFG: "];
"1000712" -> "1000709"  [label="DDG: y"];
"1000709" -> "1000705"  [label="AST: "];
"1000709" -> "1000711"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000711" -> "1000709"  [label="AST: "];
"1000716" -> "1000709"  [label="CFG: "];
"1000915" -> "1000709"  [label="CFG: "];
"1000709" -> "1000939"  [label="DDG: y < height"];
"1000709" -> "1000939"  [label="DDG: height"];
"1000709" -> "1000939"  [label="DDG: y"];
"1000706" -> "1000709"  [label="DDG: y"];
"1000634" -> "1000709"  [label="DDG: height"];
"1000701" -> "1000709"  [label="DDG: height"];
"1000709" -> "1000925"  [label="DDG: y"];
"1000925" -> "1000927"  [label="CFG: "];
"1000926" -> "1000925"  [label="AST: "];
"1000927" -> "1000925"  [label="AST: "];
"1000925" -> "1000939"  [label="DDG: y"];
"1000914" -> "1000925"  [label="DDG: y_start"];
"1000914" -> "1000913"  [label="AST: "];
"1000914" -> "1000916"  [label="CFG: "];
"1000915" -> "1000914"  [label="AST: "];
"1000916" -> "1000914"  [label="AST: "];
"1000920" -> "1000914"  [label="CFG: "];
"1000929" -> "1000914"  [label="CFG: "];
"1000914" -> "1000939"  [label="DDG: y_start >= 0"];
"1000914" -> "1000939"  [label="DDG: y_start"];
"1000864" -> "1000914"  [label="DDG: y_start"];
"1000672" -> "1000914"  [label="DDG: y_start"];
"1000843" -> "1000839"  [label="AST: "];
"1000843" -> "1000846"  [label="CFG: "];
"1000844" -> "1000843"  [label="AST: "];
"1000845" -> "1000843"  [label="AST: "];
"1000846" -> "1000843"  [label="AST: "];
"1000870" -> "1000843"  [label="CFG: "];
"1000843" -> "1000939"  [label="DDG: s->cursor_draw_line(s, d, y)"];
"1000843" -> "1000939"  [label="DDG: s"];
"1000109" -> "1000843"  [label="DDG: s"];
"1000843" -> "1000910"  [label="DDG: d"];
"1000910" -> "1000714"  [label="AST: "];
"1000910" -> "1000912"  [label="CFG: "];
"1000911" -> "1000910"  [label="AST: "];
"1000912" -> "1000910"  [label="AST: "];
"1000713" -> "1000910"  [label="CFG: "];
"1000910" -> "1000939"  [label="DDG: d"];
"1000910" -> "1000939"  [label="DDG: linesize"];
"1000680" -> "1000910"  [label="DDG: linesize"];
"1000676" -> "1000910"  [label="DDG: d"];
"1000833" -> "1000837"  [label="CFG: "];
"1000834" -> "1000833"  [label="AST: "];
"1000837" -> "1000833"  [label="AST: "];
"1000838" -> "1000833"  [label="CFG: "];
"1000833" -> "1000939"  [label="DDG: s->vram_ptr"];
"1000833" -> "1000939"  [label="DDG: addr"];
"1000889" -> "1000883"  [label="AST: "];
"1000889" -> "1000891"  [label="CFG: "];
"1000890" -> "1000889"  [label="AST: "];
"1000891" -> "1000889"  [label="AST: "];
"1000893" -> "1000889"  [label="CFG: "];
"1000889" -> "1000939"  [label="DDG: line_offset"];
"1000889" -> "1000939"  [label="DDG: addr1"];
"1000634" -> "1000889"  [label="DDG: line_offset"];
"1000701" -> "1000889"  [label="DDG: line_offset"];
"1000907" -> "1000889"  [label="DDG: addr1"];
}
