<feed xmlns="http://www.w3.org/2005/Atom"> <id>/</id><title>one step at a time</title><subtitle>A minimal, responsive and feature-rich Jekyll theme for technical writing.</subtitle> <updated>2025-08-25T23:05:56+08:00</updated> <author> <name>fuqiang wang</name> <uri>/</uri> </author><link rel="self" type="application/atom+xml" href="/feed.xml"/><link rel="alternate" type="text/html" hreflang="en" href="/"/> <generator uri="https://jekyllrb.com/" version="4.3.3">Jekyll</generator> <rights> © 2025 fuqiang wang </rights> <icon>/assets/img/favicons/favicon.ico</icon> <logo>/assets/img/favicons/favicon-96x96.png</logo> <entry><title>[js] js common webset</title><link href="/posts/js-comm-webset/" rel="alternate" type="text/html" title="[js] js common webset" /><published>2025-08-22T09:35:00+08:00</published> <updated>2025-08-22T09:35:00+08:00</updated> <id>/posts/js-comm-webset/</id> <content src="/posts/js-comm-webset/" /> <author> <name>fuqiang</name> </author> <category term="js" /> <summary>查找图标 Font Awesome 调色 coolors</summary> </entry> <entry><title>Smmu Operation</title><link href="/posts/smmu-operation/" rel="alternate" type="text/html" title="Smmu Operation" /><published>2025-08-15T00:00:00+08:00</published> <updated>2025-08-15T00:00:00+08:00</updated> <id>/posts/smmu-operation/</id> <content src="/posts/smmu-operation/" /> <author> <name>fuqiang wang</name> </author> <summary>3.1 Software interface The SMMU has three interfaces that software uses: Memory-based data structures to map devices to translation tables which are used to translate client device addresses. Memory-based circular buffer queues. These are a Command queue for commands to the SMMU, an Event queue for event/fault reports from the SMMU, and a PRI queue for receipt of PCIe page r...</summary> </entry> <entry><title>[smmu] Security Extensions</title><link href="/posts/smmu-security-extensions/" rel="alternate" type="text/html" title="[smmu] Security Extensions" /><published>2025-08-14T14:28:00+08:00</published> <updated>2025-08-14T14:28:00+08:00</updated> <id>/posts/smmu-security-extensions/</id> <content src="/posts/smmu-security-extensions/" /> <author> <name>fuqiang</name> </author> <category term="arm_arch" /> <category term="smmu" /> <summary>8.1 Sharing resources between Secure and Non-secure domains In an implementation that includes the Security Extensions, the resources of a System MMU are shared between Secure and Non-secure domains. For information about the Security Extensions, see the ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition. 在包含安全扩展（Security Extensions）的实现中，SMMU 的资源在安全域和非安全 域之间共享。关于安全扩展的详细信息，请参阅《A...</summary> </entry> <entry><title>[smmu] 2. The Translation Process</title><link href="/posts/2-the-translation-process/" rel="alternate" type="text/html" title="[smmu] 2. The Translation Process" /><published>2025-08-14T14:28:00+08:00</published> <updated>2025-08-14T14:28:00+08:00</updated> <id>/posts/2-the-translation-process/</id> <content src="/posts/2-the-translation-process/" /> <author> <name>fuqiang</name> </author> <category term="arm_arch" /> <category term="smmu" /> <summary>2.1 Overview of address translation At the memory system level, a System MMU controls: security state determination address translation memory access permissions and determination of memory attributes memory attribute checks. Figure 2-1 on page 2-21 shows an overview of the address translation process. An access to a System MMU is referred to as a transaction: a client transac...</summary> </entry> <entry><title>[arm] gic</title><link href="/posts/learn_the_architecture_gicv3v4/" rel="alternate" type="text/html" title="[arm] gic" /><published>2025-08-13T20:39:00+08:00</published> <updated>2025-08-13T20:39:00+08:00</updated> <id>/posts/learn_the_architecture_gicv3v4/</id> <content src="/posts/learn_the_architecture_gicv3v4/" /> <author> <name>fuqiang</name> </author> <category term="arm_arch" /> <category term="gic" /> <summary>Configuring the Arm GIC This section of the guide describes how to enable and configure a GICv3-compliant interrupt controller in a bare metal environment. For detailed register descriptions see the Arm Generic Interrupt Controller Architecture Specification GIC architecture version 3.0 and 4. 本节指南介绍了如何在裸机环境下启用并配置符合 GICv3 标准的中断控制器。有关寄存 器的详细描述，请参阅《Arm 通用中断控制器架构规范（GIC 架构版本 3.0 和 4）》。 接下来我们...</summary> </entry> </feed>
