#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Nov  7 22:40:17 2024
# Process ID: 32988
# Current directory: C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1\vivado.jou
# Running On: LAPTOP-TJAEKEL2, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 4, Host memory: 34321 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 558.062 ; gain = 184.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tj/Documents/Xilinx_Projects/Generic_QSPI/Generic_QSPI.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1013.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1739.492 ; gain = 581.414
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc:50]
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.srcs/constrs_1/new/base.xdc]
Finished Parsing XDC File [C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.srcs/constrs_1/new/base.xdc]
Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 5 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1739.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.492 ; gain = 1149.504
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1739.492 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 231b951c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1739.492 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 231b951c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2081.715 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 231b951c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2081.715 ; gain = 0.000
Phase 1 Initialization | Checksum: 231b951c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2081.715 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 231b951c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2081.715 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 231b951c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2081.715 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 231b951c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2081.715 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ebb7b44b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2081.715 ; gain = 0.000
Retarget | Checksum: ebb7b44b
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17856b7f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 2081.715 ; gain = 0.000
Constant propagation | Checksum: 17856b7f6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: ae8fdcbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 2081.715 ; gain = 0.000
Sweep | Checksum: ae8fdcbc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 162 cells
INFO: [Opt 31-1021] In phase Sweep, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ae8fdcbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 2081.715 ; gain = 0.000
BUFG optimization | Checksum: ae8fdcbc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ae8fdcbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2081.715 ; gain = 0.000
Shift Register Optimization | Checksum: ae8fdcbc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ae8fdcbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 2081.715 ; gain = 0.000
Post Processing Netlist | Checksum: ae8fdcbc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 169320682

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.815 . Memory (MB): peak = 2081.715 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2081.715 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 169320682

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.828 . Memory (MB): peak = 2081.715 ; gain = 0.000
Phase 9 Finalization | Checksum: 169320682

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.830 . Memory (MB): peak = 2081.715 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              54  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |             162  |                                             13  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 169320682

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.834 . Memory (MB): peak = 2081.715 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2081.715 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 169320682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2081.715 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 169320682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2081.715 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2081.715 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 169320682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2081.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.715 ; gain = 342.223
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2090.734 ; gain = 1.070
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2090.734 ; gain = 1.070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.734 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2090.734 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2090.734 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2090.734 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2090.734 ; gain = 1.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2101.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7096ea1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2101.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2101.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1e7704e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 2101.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fce613ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fce613ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.102 ; gain = 10.133
Phase 1 Placer Initialization | Checksum: fce613ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18e223da8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e293c219

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e293c219

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a836b419

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 94 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 42 nets or LUTs. Breaked 0 LUT, combined 42 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2112.102 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             42  |                    42  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             42  |                    42  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1369c7b00

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.102 ; gain = 10.133
Phase 2.4 Global Placement Core | Checksum: 1ba9c8fd2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.102 ; gain = 10.133
Phase 2 Global Placement | Checksum: 1ba9c8fd2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cea84ec3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f9f5fa6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f88ae45

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18b1098f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 156227d90

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1629b291b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f6aac333

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: bd38cfc5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22f701a0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.102 ; gain = 10.133
Phase 3 Detail Placement | Checksum: 22f701a0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.102 ; gain = 10.133

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e5c14ffa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.771 | TNS=-54.591 |
Phase 1 Physical Synthesis Initialization | Checksum: 259519e1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 2131.984 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 259519e1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 2131.984 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e5c14ffa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2131.984 ; gain = 30.016

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.644. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27c92d6d8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2131.984 ; gain = 30.016

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2131.984 ; gain = 30.016
Phase 4.1 Post Commit Optimization | Checksum: 27c92d6d8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2131.984 ; gain = 30.016
Post Placement Optimization Initialization | Checksum: 224ec7462

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.645 | TNS=-50.931 |
Phase 1 Physical Synthesis Initialization | Checksum: 207754107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2131.984 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 207754107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.504 . Memory (MB): peak = 2131.984 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.640. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c658b4c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.984 ; gain = 30.016

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c658b4c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.984 ; gain = 30.016
Phase 4.3 Placer Reporting | Checksum: 1c658b4c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.984 ; gain = 30.016

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2131.984 ; gain = 0.000

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.984 ; gain = 30.016
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a58cbed

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.984 ; gain = 30.016
Ending Placer Task | Checksum: d33aa56a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.984 ; gain = 30.016
86 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 2131.984 ; gain = 41.250
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2131.984 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2131.984 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2138.465 ; gain = 0.016
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.623 . Memory (MB): peak = 2138.465 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.465 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2138.465 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2138.465 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2138.465 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.683 . Memory (MB): peak = 2138.465 ; gain = 0.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2152.938 ; gain = 14.449
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2152.938 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.640 | TNS=-50.771 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b49b0bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1b49b0bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 2152.957 ; gain = 0.020
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.640 | TNS=-50.771 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 1b49b0bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0.  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[14].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[21].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[15].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[20].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[3].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[5].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[6].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[18].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[19].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[22].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[24].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[25].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[28].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[30].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[13].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[23].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[26].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[7].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[11].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[12].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[16].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[9].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[10].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[17].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[1].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[27].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[4].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[8].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[29].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1b49b0bf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1b49b0bf1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 6 Rewire | Checksum: 1b49b0bf1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/QSPI_top_0/U0/State[1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.583 | TNS=-48.947 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0.  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN.  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[14].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[21].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[15].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[20].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[3].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[5].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[6].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[18].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[19].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[22].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[24].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[25].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[28].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[30].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[13].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[23].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[26].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[7].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[11].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[12].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[16].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[9].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[10].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[17].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[1].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[27].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[4].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[8].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[29].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN.  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 11 Rewire | Checksum: 204a48a7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0.  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN.  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[14].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[21].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[15].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[20].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[3].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[5].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[6].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[18].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[19].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[22].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[24].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[25].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[28].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[30].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[13].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[23].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[26].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[7].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[11].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[12].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[16].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[9].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[10].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[17].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[1].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[27].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[4].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[8].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[29].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN.  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 17 Rewire | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 1 candidate net for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0.  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN.  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[14].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[21].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[15].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[20].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[3].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[5].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[6].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[18].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[19].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[22].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[24].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[25].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[28].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[30].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[13].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[23].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[26].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[7].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[11].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[12].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[16].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[9].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[10].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[17].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[1].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[27].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[4].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[8].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[29].  Did not re-place instance design_1_i/QSPI_top_0/U0/DataShiftIn_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN.  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[0].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/QSPI_top_0/U0/State[2].  Did not re-place instance design_1_i/QSPI_top_0/U0/State_reg[2]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.583 | TNS=-48.947 |
INFO: [Physopt 32-702] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/QSPI_top_0/U0/DataShiftIn[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/QSPI_top_0/U0/State[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.583 | TNS=-48.947 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2152.957 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.957 ; gain = 0.020

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 204a48a7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.957 ; gain = 0.020
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2152.957 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.583 | TNS=-48.947 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:06  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:01  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.057  |          5.472  |            1  |              0  |                     1  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Total                   |          0.057  |          5.472  |            1  |              0  |                     1  |           0  |          32  |  00:00:10  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2152.957 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 204a48a7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.957 ; gain = 0.020
INFO: [Common 17-83] Releasing license: Implementation
352 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.957 ; gain = 14.492
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2170.844 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2170.844 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.844 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2170.844 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2170.844 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2170.844 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.840 . Memory (MB): peak = 2170.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 264a208e ConstDB: 0 ShapeSum: ec4e9759 RouteDB: 0
Post Restoration Checksum: NetGraph: 64ce3df2 | NumContArr: 7485969a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25ea5c9c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.758 ; gain = 106.805

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25ea5c9c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2287.758 ; gain = 106.805

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25ea5c9c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2287.758 ; gain = 106.805
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 33752f1c5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2349.227 ; gain = 168.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.531 | TNS=-47.297| WHS=-1.913 | THS=-221.245|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 333c0410e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.227 ; gain = 168.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.531 | TNS=-47.239| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2c63f3e13

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.227 ; gain = 168.273

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5555
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5555
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2870253b0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2381.152 ; gain = 200.199

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2870253b0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2381.152 ; gain = 200.199

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2d6671486

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2409.355 ; gain = 228.402
Phase 3 Initial Routing | Checksum: 2d6671486

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2409.355 ; gain = 228.402
INFO: [Route 35-580] Design has 112 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                             |
+====================+===================+=================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/Direction_reg/D        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[14]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[6]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[10]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[30]/D |
+--------------------+-------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.719 | TNS=-93.277| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2195c63f8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 2409.355 ; gain = 228.402

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.719 | TNS=-91.972| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26e2bb666

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 2409.355 ; gain = 228.402
Phase 4 Rip-up And Reroute | Checksum: 26e2bb666

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 2409.355 ; gain = 228.402

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a8def767

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2409.355 ; gain = 228.402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.719 | TNS=-91.972| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2a21f4e32

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2409.355 ; gain = 228.402

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a21f4e32

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2409.355 ; gain = 228.402
Phase 5 Delay and Skew Optimization | Checksum: 2a21f4e32

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2409.355 ; gain = 228.402

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 35f391be4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2409.355 ; gain = 228.402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.719 | TNS=-91.972| WHS=-0.189 | THS=-0.843 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 29163554f

Time (s): cpu = 00:02:37 ; elapsed = 00:01:50 . Memory (MB): peak = 2879.078 ; gain = 698.125
Phase 6.1 Hold Fix Iter | Checksum: 29163554f

Time (s): cpu = 00:02:37 ; elapsed = 00:01:50 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 2e8aa0b6a

Time (s): cpu = 00:02:37 ; elapsed = 00:01:50 . Memory (MB): peak = 2879.078 ; gain = 698.125
WARNING: [Route 35-468] The router encountered 69 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/QSPI_top_0/U0/DataShiftOut[25]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut[27]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut[30]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut[24]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut[14]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut[13]_i_1/I2
	design_1_i/QSPI_top_0/U0/CS_reg[2]/D
	design_1_i/QSPI_top_0/U0/DataShiftOut_reg[10]/CE
	design_1_i/QSPI_top_0/U0/DataShiftOut_reg[12]/CE
	design_1_i/QSPI_top_0/U0/DataShiftOut_reg[16]/CE
	.. and 59 more pins.

Phase 6 Post Hold Fix | Checksum: 2e8aa0b6a

Time (s): cpu = 00:02:37 ; elapsed = 00:01:50 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2da9daed9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.719 | TNS=-99.128| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 2da9daed9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.25127 %
  Global Horizontal Routing Utilization  = 1.52434 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2da9daed9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2da9daed9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 33d80c236

Time (s): cpu = 00:02:40 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2879.078 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.610. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 14cfe16e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2879.078 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 14cfe16e4

Time (s): cpu = 00:03:01 ; elapsed = 00:02:10 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 12 Build RT Design
Checksum: PlaceDB: 4e213f49 ConstDB: 0 ShapeSum: 1bd4f3c RouteDB: fd1f885f
Post Restoration Checksum: NetGraph: 39e3da7d | NumContArr: b8e3d56e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 12 Build RT Design | Checksum: 27819a525

Time (s): cpu = 00:03:04 ; elapsed = 00:02:11 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 27819a525

Time (s): cpu = 00:03:04 ; elapsed = 00:02:11 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 3480fd203

Time (s): cpu = 00:03:04 ; elapsed = 00:02:11 . Memory (MB): peak = 2879.078 ; gain = 698.125
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 1a03d781c

Time (s): cpu = 00:03:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.612 | TNS=-49.367| WHS=-1.921 | THS=-221.032|


Phase 13.4 Update Timing for Bus Skew

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 211c30086

Time (s): cpu = 00:03:10 ; elapsed = 00:02:15 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.612 | TNS=-49.340| WHS=N/A    | THS=N/A    |

Phase 13.4 Update Timing for Bus Skew | Checksum: 1c1ad84e8

Time (s): cpu = 00:03:10 ; elapsed = 00:02:15 . Memory (MB): peak = 2879.078 ; gain = 698.125

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.11872 %
  Global Horizontal Routing Utilization  = 1.41675 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 146
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 80
  Number of Partially Routed Nets     = 66
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 1a3848bdf

Time (s): cpu = 00:03:11 ; elapsed = 00:02:15 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1a3848bdf

Time (s): cpu = 00:03:11 ; elapsed = 00:02:15 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 14.2 Initial Net Routing
Phase 14.2 Initial Net Routing | Checksum: 207ba6d52

Time (s): cpu = 00:03:20 ; elapsed = 00:02:17 . Memory (MB): peak = 2879.078 ; gain = 698.125
Phase 14 Initial Routing | Checksum: 207ba6d52

Time (s): cpu = 00:03:20 ; elapsed = 00:02:17 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-580] Design has 112 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                             |
+====================+===================+=================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[11]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[3]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/Direction_reg/D        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/CS_reg[1]/D            |
+--------------------+-------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.610 | TNS=-104.423| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1f39ca34b

Time (s): cpu = 00:03:37 ; elapsed = 00:02:28 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.610 | TNS=-99.488| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 223891615

Time (s): cpu = 00:03:39 ; elapsed = 00:02:29 . Memory (MB): peak = 2879.078 ; gain = 698.125
Phase 15 Rip-up And Reroute | Checksum: 223891615

Time (s): cpu = 00:03:39 ; elapsed = 00:02:29 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 2515beb08

Time (s): cpu = 00:03:39 ; elapsed = 00:02:30 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.610 | TNS=-99.488| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1c5acafd3

Time (s): cpu = 00:03:39 ; elapsed = 00:02:30 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1c5acafd3

Time (s): cpu = 00:03:40 ; elapsed = 00:02:30 . Memory (MB): peak = 2879.078 ; gain = 698.125
Phase 16 Delay and Skew Optimization | Checksum: 1c5acafd3

Time (s): cpu = 00:03:40 ; elapsed = 00:02:30 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 23963b782

Time (s): cpu = 00:03:40 ; elapsed = 00:02:30 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.610 | TNS=-99.488| WHS=-0.401 | THS=-2.397 |

Phase 17.1 Hold Fix Iter | Checksum: 2b4701ee3

Time (s): cpu = 00:04:03 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 17.2 Non Free Resource Hold Fix Iter
Phase 17.2 Non Free Resource Hold Fix Iter | Checksum: 2a368d142

Time (s): cpu = 00:04:03 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125
WARNING: [Route 35-468] The router encountered 64 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/QSPI_top_0/U0/DataShiftOut[24]_i_1/I2
	design_1_i/QSPI_top_0/U0/RD_REG_reg[28]/D
	design_1_i/QSPI_top_0/U0/DataShiftOut[26]_i_1/I2
	design_1_i/QSPI_top_0/U0/RD_REG_reg[30]/D
	design_1_i/QSPI_top_0/U0/RD_REG_reg[25]/D
	design_1_i/QSPI_top_0/U0/DataShiftOut_reg[16]/CE
	design_1_i/QSPI_top_0/U0/DataShiftOut_reg[19]/D
	design_1_i/QSPI_top_0/U0/DataShiftOut[16]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut[28]_i_1/I2
	design_1_i/QSPI_top_0/U0/DataShiftOut_reg[15]/D
	.. and 54 more pins.

Phase 17 Post Hold Fix | Checksum: 2a368d142

Time (s): cpu = 00:04:03 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 21af05f98

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.637 | TNS=-113.198| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 21af05f98

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32655 %
  Global Horizontal Routing Utilization  = 1.52983 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 21af05f98

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 21af05f98

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 20abd5496

Time (s): cpu = 00:04:05 ; elapsed = 00:02:48 . Memory (MB): peak = 2879.078 ; gain = 698.125

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.636 | TNS=-113.313| WHS=0.053  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 24e2bbfdd

Time (s): cpu = 00:04:07 ; elapsed = 00:02:50 . Memory (MB): peak = 2879.078 ; gain = 698.125
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Phase 23 Post-Route Event Processing
Phase 23 Post-Route Event Processing | Checksum: 8cd9ad4e

Time (s): cpu = 00:04:08 ; elapsed = 00:02:50 . Memory (MB): peak = 2879.078 ; gain = 698.125
Ending Routing Task | Checksum: 8cd9ad4e

Time (s): cpu = 00:04:08 ; elapsed = 00:02:50 . Memory (MB): peak = 2879.078 ; gain = 698.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
384 Infos, 68 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:11 ; elapsed = 00:02:52 . Memory (MB): peak = 2879.078 ; gain = 708.234
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
394 Infos, 68 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2879.078 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2879.078 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.078 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2879.078 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2879.078 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2879.078 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.849 . Memory (MB): peak = 2879.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_ss_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2879.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 22:45:40 2024...
