# Reading pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2a/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Apr 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 17:43:48 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2a/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src/adder4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:48 on Apr 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src/adder4bit.sv 
# -- Compiling module adder4bit
# 
# Top level modules:
# 	adder4bit
# End time: 17:43:48 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2a/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src/adder8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:48 on Apr 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/src/adder8bit.sv 
# -- Compiling module adder8bit
# 
# Top level modules:
# 	adder8bit
# End time: 17:43:48 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2a/sim {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/sim/add_sub_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:48 on Apr 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/sim" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/sim/add_sub_8bit.sv 
# -- Compiling module add_sub_8bit
# 
# Top level modules:
# 	add_sub_8bit
# End time: 17:43:48 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2a/fpga/../sim {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/fpga/../sim/addsub_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:48 on Apr 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/fpga/../sim" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/fpga/../sim/addsub_tb.sv 
# -- Compiling module addsub_tb
# 
# Top level modules:
# 	addsub_tb
# End time: 17:43:49 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  addsub_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" addsub_tb 
# Start time: 17:43:49 on Apr 30,2022
# Loading sv_std.std
# Loading work.addsub_tb
# Loading work.add_sub_8bit
# Loading work.adder8bit
# Loading work.adder4bit
# Loading work.fulladder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# At time    0.00 ns:  A=  0, B=  0, Subtract=0, ToBornottoB=00000000, Result=  0 (00000000)
# At time    6.00 ns:  A= 11, B= 15, Subtract=0, ToBornottoB=00001111, Result= 26 (00011010)
# At time    7.00 ns:  A= 22, B= 30, Subtract=0, ToBornottoB=00011110, Result= 52 (00110100)
# At time    8.00 ns:  A= 33, B= 45, Subtract=0, ToBornottoB=00101101, Result= 78 (01001110)
# At time    9.00 ns:  A= 44, B= 60, Subtract=0, ToBornottoB=00111100, Result=104 (01101000)
# At time   14.00 ns:  A= 50, B= 10, Subtract=1, ToBornottoB=11110101, Result= 40 (00101000)
# At time   15.00 ns:  A= 40, B= 20, Subtract=1, ToBornottoB=11101011, Result= 20 (00010100)
# At time   16.00 ns:  A= 30, B= 30, Subtract=1, ToBornottoB=11100001, Result=  0 (00000000)
# At time   17.00 ns:  A= 20, B= 40, Subtract=1, ToBornottoB=11010111, Result=236 (11101100)
# At time   18.00 ns:  A= 10, B= 50, Subtract=1, ToBornottoB=11001101, Result=216 (11011000)
# ** Note: $finish    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/fpga/../sim/addsub_tb.sv(56)
#    Time: 23 ns  Iteration: 0  Instance: /addsub_tb
# 1
# Break in Module addsub_tb at H:/Meu Drive/estudos/2021.2/CD II/labs/lab2a/fpga/../sim/addsub_tb.sv line 56
# End time: 20:21:24 on Apr 30,2022, Elapsed time: 2:37:35
# Errors: 0, Warnings: 0
