Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Apr 15 19:43:10 2024
| Host         : LAPTOP-7CDSQD1F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_vga_control_sets_placed.rpt
| Design       : controlador_vga
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              18 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------+------------------+------------------+----------------+
|       Clock Signal      |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-----------------+------------------+------------------+----------------+
|  clk50MHz_vga_IBUF_BUFG | VCOUNT/fa_hsync | reset_vga_IBUF   |                2 |             10 |
|  clk50MHz_vga_IBUF_BUFG |                 | reset_vga_IBUF   |               10 |             18 |
+-------------------------+-----------------+------------------+------------------+----------------+


