//v 20130925 2
//comment (incomplete) title-B.sym
PMOS_TRANSISTOR #(.basename(asic-pmos-1.sym),.description(low),.l(11u),.model-name(pmos4),.w(2u)) M4 (.D(x_cn_1),.G(x_cn_2),.S(x_cn_3),.B(x_cn_0));
place #(.x(47100),.y(48600)) 47100:48600 (.port(x_cn_0));
place #(.x(47000),.y(48100)) 47000:48100 (.port(x_cn_1));
place #(.x(46400),.y(48600)) 46400:48600 (.port(x_cn_2));
place #(.x(47000),.y(49100)) 47000:49100 (.port(x_cn_3));
PMOS_TRANSISTOR #(.basename(asic-pmos-1.sym),.description(low),.l(11u),.model-name(pmos4),.w(2u)) M3 (.D(x_cn_5),.G(x_cn_6),.S(x_cn_7),.B(x_cn_4));
place #(.x(44700),.y(48600)) 44700:48600 (.port(x_cn_4));
place #(.x(44800),.y(48100)) 44800:48100 (.port(x_cn_5));
place #(.x(45400),.y(48600)) 45400:48600 (.port(x_cn_6));
place #(.x(44800),.y(49100)) 44800:49100 (.port(x_cn_7));
net #() net0 (.p(x_cn_6),.n(x_nn_8));
place #(.x(45800),.y(48600)) 45800:48600 (.port(x_nn_8));
net #() net1 (.p(x_nn_8),.n(x_nn_9));
place #(.x(45800),.y(47800)) 45800:47800 (.port(x_nn_9));
net #() net2 (.p(x_nn_9),.n(x_nn_10));
place #(.x(47000),.y(47800)) 47000:47800 (.port(x_nn_10));
net #() net3 (.p(x_nn_11),.n(x_cn_1));
place #(.x(47000),.y(47400)) 47000:47400 (.port(x_nn_11));
net #() extranet4 (.p(x_nn_11),.n(x_nn_10));
net #() net5 (.p(x_nn_12),.n(x_nn_13));
place #(.x(44600),.y(49200)) 44600:49200 (.port(x_nn_12));
place #(.x(47200),.y(49200)) 47200:49200 (.port(x_nn_13));
net #() net6 (.p(x_nn_14),.n(x_nn_15));
place #(.x(44800),.y(48000)) 44800:48000 (.port(x_nn_14));
place #(.x(46100),.y(48000)) 46100:48000 (.port(x_nn_15));
net #() net7 (.p(x_nn_15),.n(x_nn_16));
place #(.x(46100),.y(48600)) 46100:48600 (.port(x_nn_16));
net #() net8 (.p(x_nn_17),.n(x_cn_5));
place #(.x(44800),.y(47400)) 44800:47400 (.port(x_nn_17));
net #() extranet9 (.p(x_nn_17),.n(x_nn_14));
net #() net10 (.p(x_cn_2),.n(x_nn_16));
net #() net11 (.p(x_cn_4),.n(x_nn_18));
place #(.x(44600),.y(48600)) 44600:48600 (.port(x_nn_18));
NMOS_TRANSISTOR #(.basename(asic-nmos-1.sym),.description(low),.l(11u),.model-name(nmos4),.w(1u)) M1 (.D(x_nn_17),.G(x_cn_20),.S(x_cn_21),.B(x_cn_19));
place #(.x(44900),.y(46900)) 44900:46900 (.port(x_cn_19));
place #(.x(44200),.y(46900)) 44200:46900 (.port(x_cn_20));
place #(.x(44800),.y(46400)) 44800:46400 (.port(x_cn_21));
NMOS_TRANSISTOR #(.basename(asic-nmos-1.sym),.description(low),.l(11u),.model-name(nmos4),.w(1u)) M2 (.D(x_nn_11),.G(x_cn_23),.S(x_cn_24),.B(x_cn_22));
place #(.x(46900),.y(46900)) 46900:46900 (.port(x_cn_22));
place #(.x(47600),.y(46900)) 47600:46900 (.port(x_cn_23));
place #(.x(47000),.y(46400)) 47000:46400 (.port(x_cn_24));
net #() net12 (.p(x_cn_22),.n(x_nn_25));
place #(.x(46800),.y(46900)) 46800:46900 (.port(x_nn_25));
net #() net13 (.p(x_nn_25),.n(x_nn_26));
place #(.x(46800),.y(46200)) 46800:46200 (.port(x_nn_26));
net #() net14 (.p(x_nn_27),.n(x_nn_28));
place #(.x(44800),.y(46200)) 44800:46200 (.port(x_nn_27));
place #(.x(47000),.y(46200)) 47000:46200 (.port(x_nn_28));
net #() extranet15 (.p(x_nn_27),.n(x_nn_26));
net #() net16 (.p(x_nn_28),.n(x_cn_24));
net #() net17 (.p(x_cn_19),.n(x_nn_29));
place #(.x(45000),.y(46900)) 45000:46900 (.port(x_nn_29));
net #() net18 (.p(x_nn_29),.n(x_nn_30));
place #(.x(45000),.y(46200)) 45000:46200 (.port(x_nn_30));
net #() extranet19 (.p(x_nn_30),.n(x_nn_27));
net #() extranet20 (.p(x_nn_30),.n(x_nn_27));
net #() net21 (.p(x_nn_27),.n(x_cn_21));
NMOS_TRANSISTOR #(.basename(asic-nmos-1.sym),.description(low),.l(11u),.model-name(nmos4),.w(8u)) M5 (.D(x_cn_32),.G(x_cn_33),.S(x_cn_34),.B(x_cn_31));
place #(.x(46000),.y(45300)) 46000:45300 (.port(x_cn_31));
place #(.x(45900),.y(45800)) 45900:45800 (.port(x_cn_32));
place #(.x(45300),.y(45300)) 45300:45300 (.port(x_cn_33));
place #(.x(45900),.y(44800)) 45900:44800 (.port(x_cn_34));
net #() net22 (.p(x_cn_32),.n(x_nn_35));
place #(.x(45900),.y(46200)) 45900:46200 (.port(x_nn_35));
net #() extranet23 (.p(x_nn_35),.n(x_nn_27));
net #() extranet24 (.p(x_nn_35),.n(x_nn_27));
net #() net25 (.p(x_cn_31),.n(x_nn_36));
place #(.x(46100),.y(45300)) 46100:45300 (.port(x_nn_36));
net #() net26 (.p(x_nn_37),.n(x_nn_36));
place #(.x(46100),.y(44600)) 46100:44600 (.port(x_nn_37));
net #() net27 (.p(x_cn_34),.n(x_nn_38));
place #(.x(45900),.y(44500)) 45900:44500 (.port(x_nn_38));
net #() net28 (.p(x_nn_39),.n(x_nn_37));
place #(.x(45900),.y(44600)) 45900:44600 (.port(x_nn_39));
net #() extranet29 (.p(x_nn_39),.n(x_cn_34));
//T 40800 50500 9 10 1 0 0 0 1
//D LATCH
port #(.basename(in-1.sym)) D (.int(x_cn_20));
port #(.basename(in-1.sym)) \_D\_ (.int(x_cn_23));
port #(.basename(in-1.sym)) CLK (.int(x_cn_33));
port #(.basename(out-1.sym)) \_Q\_ (.int(x_cn_40));
place #(.x(44400),.y(48000)) 44400:48000 (.port(x_cn_40));
net #() net30 (.p(x_nn_18),.n(x_nn_12));
net #() net31 (.p(x_cn_7),.n(x_nn_41));
place #(.x(44800),.y(49200)) 44800:49200 (.port(x_nn_41));
net #() extranet32 (.p(x_nn_41),.n(x_nn_12));
net #() net33 (.p(x_nn_13),.n(x_nn_42));
place #(.x(47200),.y(48600)) 47200:48600 (.port(x_nn_42));
net #() net34 (.p(x_nn_42),.n(x_cn_0));
net #() net35 (.p(x_cn_3),.n(x_nn_43));
place #(.x(47000),.y(49200)) 47000:49200 (.port(x_nn_43));
net #() extranet36 (.p(x_nn_43),.n(x_nn_12));
port #(.basename(in-1.sym)) V+ (.int(x_cn_44));
place #(.x(45900),.y(49400)) 45900:49400 (.port(x_cn_44));
rail #(.basename(vee-1.sym),.net(Vee:1)) Vee:1 (.pin(x_nn_38),.rail(Vee:1));
port #(.basename(in-1.sym)) V- (.int(x_cn_45));
place #(.x(48400),.y(45600)) 48400:45600 (.port(x_cn_45));
net #() net37 (.p(x_nn_46),.n(x_cn_45));
place #(.x(48700),.y(45600)) 48700:45600 (.port(x_nn_46));
rail #(.basename(vee-1.sym),.net(Vee:1)) Vee:1 (.pin(x_cn_47),.rail(Vee:1));
place #(.x(48700),.y(45400)) 48700:45400 (.port(x_cn_47));
net #() net38 (.p(x_cn_47),.n(x_nn_46));
net #() net39 (.p(x_cn_44),.n(x_nn_48));
place #(.x(45900),.y(49200)) 45900:49200 (.port(x_nn_48));
net #() extranet40 (.p(x_nn_48),.n(x_nn_12));
net #() extranet41 (.p(x_nn_48),.n(x_nn_43));
port #(.basename(out-1.sym)) Q (.int(x_cn_49));
place #(.x(47400),.y(47800)) 47400:47800 (.port(x_cn_49));
net #() net42 (.p(x_cn_49),.n(x_nn_10));
net #() extranet43 (.p(x_nn_10),.n(x_nn_11));
net #() net44 (.p(x_nn_14),.n(x_cn_40));
net #() extranet45 (.p(x_nn_14),.n(x_nn_17));
