<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="FIFO" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 07 18 21:10:39.190" version="5.1" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="FIFO.lpc" type="lpc" modified="2022 07 18 21:10:37.195"/>
		<File name="FIFO.v" type="top_level_verilog" modified="2022 07 18 21:10:37.266"/>
		<File name="FIFO_tmpl.v" type="template_verilog" modified="2022 07 18 21:10:37.266"/>
		<File name="tb_FIFO_tmpl.v" type="testbench_verilog" modified="2022 07 18 21:10:37.268"/>
  </Package>
</DiamondModule>
