Analysis & Synthesis report for Final_gen_2
Fri May 24 00:49:28 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri May 24 00:49:28 2019            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Final_gen_2                                  ;
; Top-level Entity Name              ; Final_gen_2                                  ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; Final_gen_2        ; Final_gen_2        ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 24 00:49:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(413): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(414): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(415): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(416): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(422): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(423): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(424): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(425): truncated literal to match 3 bits
Info: Found 15 design units, including 15 entities, in source file final_gen_2.v
    Info: Found entity 1: Final_gen_2
    Info: Found entity 2: timer
    Info: Found entity 3: time_counter
    Info: Found entity 4: five_sec_trig
    Info: Found entity 5: fl_fl
    Info: Found entity 6: counter
    Info: Found entity 7: up_down_counter
    Info: Found entity 8: keys
    Info: Found entity 9: delitel
    Info: Found entity 10: d_trig
    Info: Found entity 11: LED
    Info: Found entity 12: segm_out
    Info: Found entity 13: counter_6
    Info: Found entity 14: bidec
    Info: Found entity 15: bidec_to_7
Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v
    Info: Found entity 1: lpm_dff0
Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(98): created implicit net for "master_clk"
Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(100): created implicit net for "laser_detector"
Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(109): created implicit net for "w_milliseconds"
Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(363): created implicit net for "led_clk"
Info: Elaborating entity "Final_gen_2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(16): object "one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(17): object "two" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(18): object "tre" assigned a value but never read
Info: Elaborating entity "d_trig" for hierarchy "d_trig:start_trigger"
Info: Elaborating entity "timer" for hierarchy "timer:lap_timer"
Warning (10034): Output port "five_seconds" at Final_gen_2.v(83) has no driver
Info: Elaborating entity "five_sec_trig" for hierarchy "timer:lap_timer|five_sec_trig:fst"
Error (10028): Can't resolve multiple constant drivers for net "reset" at Final_gen_2.v(195) File: C:/Projects/laser_lap_timer/Final_gen_2.v Line: 195
Error (10029): Constant driver at Final_gen_2.v(187) File: C:/Projects/laser_lap_timer/Final_gen_2.v Line: 187
Error: Can't elaborate user hierarchy "timer:lap_timer|five_sec_trig:fst" File: C:/Projects/laser_lap_timer/Final_gen_2.v Line: 102
Info: Generated suppressed messages file C:/Projects/laser_lap_timer/Final_gen_2.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings
    Error: Peak virtual memory: 206 megabytes
    Error: Processing ended: Fri May 24 00:49:28 2019
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Projects/laser_lap_timer/Final_gen_2.map.smsg.


