m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ths943/engr-ece
vcla_16_bit
Z0 !s110 1633638318
!i10b 1
!s100 0BgH6;N`K?^h]XKbk@CYl0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IF?dCEC<9dDac_dW=Z?ncl2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2
w1633554791
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v
!i122 737
L0 1 40
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1633638318.000000
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vcla_16_bit_testbench
R0
!i10b 1
!s100 ^Hh]1ScLYbkh:Fc?`2Kc?2
R1
ISU7gSMI[2fQU=Ve79c7kA3
R2
R3
w1633551247
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v
!i122 738
L0 2 33
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v|
!i113 1
R6
R7
vcla_1_bit
R0
!i10b 1
!s100 SV=6jP8L<c_5<dcYVgZ[E0
R1
IcJ;G2fdOC4^RZEEkk0YOQ3
R2
R3
w1633472107
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v
!i122 729
L0 1 16
R4
r1
!s85 0
31
!s108 1633638317.000000
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v|
!i113 1
R6
R7
vcla_1_bit_testbench
R0
!i10b 1
!s100 lV[hbk@F9K:W6=0c]`Ion0
R1
IoH@F1iBH7>UPJi8TBkAX30
R2
R3
w1633471148
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v
!i122 730
L0 2 15
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v|
!i113 1
R6
R7
vcla_32_bit
Z8 !s110 1633638319
!i10b 1
!s100 0g@I0HNiTBIgcK6Sdbh;T0
R1
ICU=`RN>McThDLdQEemS4>0
R2
R3
w1633638265
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v
!i122 739
L0 1 55
R4
r1
!s85 0
31
Z9 !s108 1633638319.000000
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v|
!i113 1
R6
R7
vcla_32_bit_testbench
R8
!i10b 1
!s100 7=@g;=VTWzzcEom^bVG3X1
R1
IT>G]gjg;L?ic^8X2Yc`C11
R2
R3
w1633553273
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v
!i122 740
L0 2 39
R4
r1
!s85 0
31
R9
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v|
!i113 1
R6
R7
vcla_4_bit
R0
!i10b 1
!s100 WFQM:cDS]fVFIdCoE8^K_1
R1
IOQ:Zg5GCNg^2@WO0MZeg<2
R2
R3
w1633636690
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v
!i122 731
L0 1 35
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v|
!i113 1
R6
R7
vcla_4_bit_testbench
R0
!i10b 1
!s100 OJaiBMz2<;D2J;zMSNSnm1
R1
Ic8BlL63fdkZ<d?J2?Q5a?0
R2
R3
w1633551260
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v
!i122 732
L0 2 34
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v|
!i113 1
R6
R7
vclock
R8
!i10b 1
!s100 >]NQWgAb`cmW_>lhE[OBn3
R1
IQgef[f`E@OYo8c[=S@X<G0
R2
R3
w1633551886
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v
!i122 741
Z10 L0 2 9
R4
r1
!s85 0
31
R9
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v|
!i113 1
R6
R7
vripple_carry_adder_1_bit
R0
!i10b 1
!s100 ]dn^:oV:^M?KG7b=X`nUI3
R1
IQR?YN8YNDebYFLEXaSd?h3
R2
R3
w1633378281
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v
!i122 733
L0 1 17
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v|
!i113 1
R6
R7
vripple_carry_adder_1_bit_testbench
R0
!i10b 1
!s100 g1[P^<j<Ym<^beRnSjBdS2
R1
Id?Je:524Oo^0Re3k:Yk4a2
R2
R3
w1633377024
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v
!i122 734
L0 2 14
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v|
!i113 1
R6
R7
vripple_carry_adder_32_bit
R0
!i10b 1
!s100 QC0i?[0UJ57M>[La`mNEN3
R1
IZKHd?j8KP=4[WN``I24W@1
R2
R3
w1633466218
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v
!i122 735
L0 1 39
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v|
!i113 1
R6
R7
vripple_carry_adder_32_bit_testbench
R0
!i10b 1
!s100 <OmQ`VSYZhonce:AH?jMj2
R1
I?=5R<>LoC9mVa6kj_LJ042
R2
R3
w1633552326
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v
!i122 736
L0 2 45
R4
r1
!s85 0
31
R5
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v|
!i113 1
R6
R7
vslow_clock
R8
!i10b 1
!s100 ;i2X:Kh8WgP[C;kDN>Ofb0
R1
IKJYT^?]:mR][?@nU=daPm1
R2
R3
w1633551887
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v
!i122 742
R10
R4
r1
!s85 0
31
R9
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v|
!i113 1
R6
R7
