<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/ixgbe/src/lib.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../ixgbe/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
<span id="915">915</span>
<span id="916">916</span>
<span id="917">917</span>
<span id="918">918</span>
<span id="919">919</span>
<span id="920">920</span>
<span id="921">921</span>
<span id="922">922</span>
<span id="923">923</span>
<span id="924">924</span>
<span id="925">925</span>
<span id="926">926</span>
<span id="927">927</span>
<span id="928">928</span>
<span id="929">929</span>
<span id="930">930</span>
<span id="931">931</span>
<span id="932">932</span>
<span id="933">933</span>
<span id="934">934</span>
<span id="935">935</span>
<span id="936">936</span>
<span id="937">937</span>
<span id="938">938</span>
<span id="939">939</span>
<span id="940">940</span>
<span id="941">941</span>
<span id="942">942</span>
<span id="943">943</span>
<span id="944">944</span>
<span id="945">945</span>
<span id="946">946</span>
<span id="947">947</span>
<span id="948">948</span>
<span id="949">949</span>
<span id="950">950</span>
<span id="951">951</span>
<span id="952">952</span>
<span id="953">953</span>
<span id="954">954</span>
<span id="955">955</span>
<span id="956">956</span>
<span id="957">957</span>
<span id="958">958</span>
<span id="959">959</span>
<span id="960">960</span>
<span id="961">961</span>
<span id="962">962</span>
<span id="963">963</span>
<span id="964">964</span>
<span id="965">965</span>
<span id="966">966</span>
<span id="967">967</span>
<span id="968">968</span>
<span id="969">969</span>
<span id="970">970</span>
<span id="971">971</span>
<span id="972">972</span>
<span id="973">973</span>
<span id="974">974</span>
<span id="975">975</span>
<span id="976">976</span>
<span id="977">977</span>
<span id="978">978</span>
<span id="979">979</span>
<span id="980">980</span>
<span id="981">981</span>
<span id="982">982</span>
<span id="983">983</span>
<span id="984">984</span>
<span id="985">985</span>
<span id="986">986</span>
<span id="987">987</span>
<span id="988">988</span>
<span id="989">989</span>
<span id="990">990</span>
<span id="991">991</span>
<span id="992">992</span>
<span id="993">993</span>
<span id="994">994</span>
<span id="995">995</span>
<span id="996">996</span>
<span id="997">997</span>
<span id="998">998</span>
<span id="999">999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
</pre><pre class="rust"><code><span class="doccomment">//! An ixgbe driver for a 82599 10GbE Network Interface Card.
//! 
//! Currently we support basic send and receive, Receive Side Scaling (RSS), 5-tuple filters, and MSI interrupts. 
//! We also support language-level virtualization of the NIC so that applications can directly access their assigned transmit and receive queues.
//! When using virtualization, we disable RSS since we use 5-tuple filters to ensure packets are routed to the correct queues.
//! We also disable interrupts when using virtualization, since we do not yet have support for allowing applications to register their own interrupt handlers.

</span><span class="attr">#![no_std]
#![allow(dead_code)] </span><span class="comment">//  to suppress warnings for unused functions/methods
</span><span class="attr">#![feature(abi_x86_interrupt)]

#[macro_use] </span><span class="kw">extern crate </span>log;
<span class="attr">#[macro_use] </span><span class="kw">extern crate </span>lazy_static;
<span class="attr">#[macro_use] </span><span class="kw">extern crate </span>static_assertions;
<span class="kw">extern crate </span>alloc;
<span class="kw">extern crate </span>spin;
<span class="kw">extern crate </span>irq_safety;
<span class="kw">extern crate </span>kernel_config;
<span class="kw">extern crate </span>memory;
<span class="kw">extern crate </span>pci; 
<span class="kw">extern crate </span>pit_clock_basic;
<span class="kw">extern crate </span>bit_field;
<span class="kw">extern crate </span>interrupts;
<span class="kw">extern crate </span>x86_64;
<span class="kw">extern crate </span>apic;
<span class="kw">extern crate </span>pic;
<span class="kw">extern crate </span>acpi;
<span class="kw">extern crate </span>volatile;
<span class="kw">extern crate </span>mpmc;
<span class="kw">extern crate </span>rand;
<span class="kw">extern crate </span>hpet;
<span class="kw">extern crate </span>runqueue;
<span class="kw">extern crate </span>network_interface_card;
<span class="kw">extern crate </span>nic_initialization;
<span class="kw">extern crate </span>intel_ethernet;
<span class="kw">extern crate </span>nic_buffers;
<span class="kw">extern crate </span>nic_queues;
<span class="kw">extern crate </span>physical_nic;
<span class="kw">extern crate </span>virtual_nic;
<span class="kw">extern crate </span>zerocopy;
<span class="kw">extern crate </span>hashbrown;

<span class="kw">mod </span>regs;
<span class="kw">mod </span>queue_registers;
<span class="kw">pub mod </span>virtual_function;
<span class="kw">pub mod </span>test_packets;
<span class="kw">use </span>regs::<span class="kw-2">*</span>;
<span class="kw">use </span>queue_registers::<span class="kw-2">*</span>;

<span class="kw">use </span>spin::Once;
<span class="kw">use </span>alloc::{
    boxed::Box,
    collections::VecDeque,
    sync::Arc,
    vec::Vec,
};
<span class="kw">use </span>irq_safety::MutexIrqSafe;
<span class="kw">use </span>memory::{PhysicalAddress, MappedPages, Mutable, BorrowedSliceMappedPages, BorrowedMappedPages};
<span class="kw">use </span>pci::{PciDevice, MSIX_CAPABILITY, PciConfigSpaceAccessMechanism, PciLocation};
<span class="kw">use </span>bit_field::BitField;
<span class="kw">use </span>interrupts::register_msi_interrupt;
<span class="kw">use </span>x86_64::structures::idt::HandlerFunc;
<span class="kw">use </span>hpet::get_hpet;
<span class="kw">use </span>network_interface_card::NetworkInterfaceCard;
<span class="kw">use </span>nic_initialization::<span class="kw-2">*</span>;
<span class="kw">use </span>intel_ethernet::descriptors::{AdvancedRxDescriptor, AdvancedTxDescriptor};    
<span class="kw">use </span>nic_buffers::{TransmitBuffer, ReceiveBuffer, ReceivedFrame};
<span class="kw">use </span>nic_queues::{RxQueue, TxQueue};
<span class="kw">use </span>rand::{
    SeedableRng,
    RngCore,
    rngs::SmallRng
};
<span class="kw">use </span>core::mem::ManuallyDrop;
<span class="kw">use </span>hashbrown::HashMap;

<span class="doccomment">/// Vendor ID for Intel
</span><span class="kw">pub const </span>INTEL_VEND:                   u16 = <span class="number">0x8086</span>;  

<span class="doccomment">/// Device ID for the 82599ES, used to identify the device from the PCI space
</span><span class="kw">pub const </span>INTEL_82599:                  u16 = <span class="number">0x10FB</span>;  


<span class="comment">/*** Hardware Device Parameters of the Intel 82599 NIC (taken from the datasheet) ***/

</span><span class="doccomment">/// The maximum number of receive descriptors per queue.
/// This is the maximum value that has been tested for the 82599 device.
</span><span class="kw">const </span>IXGBE_MAX_RX_DESC:                    u16     = <span class="number">8192</span>;
<span class="doccomment">/// The maximum number of transmit descriptors per queue.
/// This is the maximum value that has been tested for the 82599 device.
</span><span class="kw">const </span>IXGBE_MAX_TX_DESC:                    u16     = <span class="number">8192</span>;
<span class="doccomment">/// The maximum number of rx queues available on this NIC. 
</span><span class="kw">const </span>IXGBE_MAX_RX_QUEUES:                  u8      = <span class="number">128</span>;
<span class="doccomment">/// The maximum number of tx queues available on this NIC.
</span><span class="kw">const </span>IXGBE_MAX_TX_QUEUES:                  u8      = <span class="number">128</span>;
<span class="doccomment">/// The number of l34 5-tuple filters.
</span><span class="kw">const </span>NUM_L34_5_TUPLE_FILTERS:              usize   = <span class="number">128</span>; 



<span class="comment">/*** Developer Parameters of the Intel 82599 NIC ***/

</span><span class="doccomment">/// The number of receive queues that are enabled. 
/// Do NOT set this greater than 64 since the queues 65-128 don&#39;t seem to work, 
/// most likely because they need additional configuration.
</span><span class="kw">pub const </span>IXGBE_NUM_RX_QUEUES_ENABLED:          u8      = <span class="number">64</span>;
<span class="doccomment">/// The number of transmit queues that are enabled. 
/// Do NOT set this greater than 64 since the queues 65-128 don&#39;t seem to work, 
/// most likely because they need additional configuration.
</span><span class="kw">pub const </span>IXGBE_NUM_TX_QUEUES_ENABLED:          u8      = <span class="number">64</span>;



<span class="doccomment">/// All the 82599 NICs found in the PCI space are initialized and then stored here.
</span><span class="kw">pub static </span>IXGBE_NICS: Once&lt;Vec&lt;MutexIrqSafe&lt;IxgbeNic&gt;&gt;&gt; = Once::new();


<span class="doccomment">/// Returns a reference to the IxgbeNic wrapped in a MutexIrqSafe, if it exists and has been initialized.
/// Currently we use the pci location of the device as identification since it should not change after initialization.
</span><span class="kw">pub fn </span>get_ixgbe_nic(id: PciLocation) -&gt; <span class="prelude-ty">Result</span>&lt;<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>MutexIrqSafe&lt;IxgbeNic&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="kw">let </span>nics = IXGBE_NICS.get().ok_or(<span class="string">&quot;Ixgbe NICs weren&#39;t initialized&quot;</span>)<span class="question-mark">?</span>;
    nics.iter()
        .find( |nic| { nic.lock().dev_id == id } )
        .ok_or(<span class="string">&quot;Ixgbe NIC with this ID does not exist&quot;</span>)
}

<span class="doccomment">/// Returns a reference to the list of all initialized ixgbe NICs
</span><span class="kw">pub fn </span>get_ixgbe_nics_list() -&gt; <span class="prelude-ty">Option</span>&lt;<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>Vec&lt;MutexIrqSafe&lt;IxgbeNic&gt;&gt;&gt; {
    IXGBE_NICS.get()
}

<span class="doccomment">/// How many ReceiveBuffers are preallocated for this driver to use. 
</span><span class="kw">const </span>RX_BUFFER_POOL_SIZE: usize = IXGBE_NUM_RX_QUEUES_ENABLED <span class="kw">as </span>usize * IXGBE_MAX_RX_DESC <span class="kw">as </span>usize * <span class="number">2</span>; 

<span class="macro">lazy_static! </span>{
    <span class="doccomment">/// The pool of pre-allocated receive buffers that are used by the IXGBE NIC
    /// and temporarily given to higher layers in the networking stack.
    /// 
    /// # Note
    /// The capacity always has to be greater than the number of buffers in the queue, which is why we multiply by 2.
    /// I&#39;m not sure why that is, but if we try to add packets &gt;= capacity, the addition does not make any progress.
    </span><span class="kw">static </span><span class="kw-2">ref </span>RX_BUFFER_POOL: mpmc::Queue&lt;ReceiveBuffer&gt; = mpmc::Queue::with_capacity(RX_BUFFER_POOL_SIZE * <span class="number">2</span>);
}

<span class="doccomment">/// A struct representing an ixgbe network interface card.
</span><span class="kw">pub struct </span>IxgbeNic {
    <span class="doccomment">/// Device ID of the NIC assigned by the device manager.
    </span>dev_id: PciLocation,
    <span class="doccomment">/// Type of Base Address Register 0,
    /// if it&#39;s memory mapped or I/O.
    </span>bar_type: u8,
    <span class="doccomment">/// MMIO Base Address     
    </span>mem_base: PhysicalAddress,
    <span class="doccomment">/// Hashmap to store the interrupt number for each msi vector.
    /// The key is the id of the queue the interrupt is generated for,
    /// and the value is the interrupt number.
    </span>interrupt_num: HashMap&lt;u8,u8&gt;,
    <span class="doccomment">/// The actual MAC address burnt into the hardware  
    </span>mac_hardware: [u8;<span class="number">6</span>],       
    <span class="doccomment">/// The optional spoofed MAC address to use in place of `mac_hardware` when transmitting.  
    </span>mac_spoofed: <span class="prelude-ty">Option</span>&lt;[u8; <span class="number">6</span>]&gt;,
    <span class="doccomment">/// Memory-mapped control registers
    </span>regs1: BorrowedMappedPages&lt;IntelIxgbeRegisters1, Mutable&gt;,
    <span class="doccomment">/// Memory-mapped control registers
    </span>regs2: BorrowedMappedPages&lt;IntelIxgbeRegisters2, Mutable&gt;,
    <span class="doccomment">/// Memory-mapped control registers
    </span>regs3: BorrowedMappedPages&lt;IntelIxgbeRegisters3, Mutable&gt;,
    <span class="doccomment">/// Memory-mapped control registers
    </span>regs_mac: BorrowedMappedPages&lt;IntelIxgbeMacRegisters, Mutable&gt;,
    <span class="doccomment">/// Memory-mapped msi-x vector table
    </span>msix_vector_table: BorrowedMappedPages&lt;MsixVectorTable, Mutable&gt;,
    <span class="doccomment">/// Array to store which L3/L4 5-tuple filters have been used.
    /// There are 128 such filters available.
    </span>l34_5_tuple_filters: [bool; <span class="number">128</span>],
    <span class="doccomment">/// The number of rx queues enabled
    </span>num_rx_queues: u8,
    <span class="doccomment">/// Vector of the enabled rx queues
    </span>rx_queues: Vec&lt;RxQueue&lt;IxgbeRxQueueRegisters,AdvancedRxDescriptor&gt;&gt;,
    <span class="doccomment">/// Registers for the disabled queues
    </span>rx_registers_disabled: Vec&lt;IxgbeRxQueueRegisters&gt;,
    <span class="doccomment">/// The number of tx queues enabled
    </span>num_tx_queues: u8,
    <span class="doccomment">/// Vector of the enabled tx queues
    </span>tx_queues: Vec&lt;TxQueue&lt;IxgbeTxQueueRegisters,AdvancedTxDescriptor&gt;&gt;,
    <span class="doccomment">/// Registers for the disabled queues
    </span>tx_registers_disabled: Vec&lt;IxgbeTxQueueRegisters&gt;,
}

<span class="comment">// A trait which contains common functionalities for a NIC
</span><span class="kw">impl </span>NetworkInterfaceCard <span class="kw">for </span>IxgbeNic {

    <span class="kw">fn </span>send_packet(<span class="kw-2">&amp;mut </span><span class="self">self</span>, transmit_buffer: TransmitBuffer) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// by default, when using the physical NIC interface, we send on queue 0.
        </span><span class="kw">let </span>qid = <span class="number">0</span>;
        <span class="self">self</span>.tx_queues[qid].send_on_queue(transmit_buffer);
        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn </span>get_received_frame(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;ReceivedFrame&gt; {
        <span class="comment">// by default, when using the physical NIC interface, we receive on queue 0.
        </span><span class="kw">let </span>qid = <span class="number">0</span>;
        <span class="comment">// return one frame from the queue&#39;s received frames
        </span><span class="self">self</span>.rx_queues[qid].received_frames.pop_front()
    }

    <span class="kw">fn </span>poll_receive(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// by default, when using the physical NIC interface, we receive on queue 0.
        </span><span class="kw">let </span>qid = <span class="number">0</span>;
        <span class="self">self</span>.rx_queues[qid].poll_queue_and_store_received_packets()
    }

    <span class="kw">fn </span>mac_address(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; [u8; <span class="number">6</span>] {
        <span class="self">self</span>.mac_spoofed.unwrap_or(<span class="self">self</span>.mac_hardware)
    }
}

<span class="comment">// Functions that setup the NIC struct and handle the sending and receiving of packets.
</span><span class="kw">impl </span>IxgbeNic {
    <span class="doccomment">/// Store required values from the device&#39;s PCI config space, and initialize different features of the nic.
    /// 
    /// # Arguments
    /// * `ixgbe_pci_dev`: Contains the pci device information for this NIC.
    /// * `dev_id`: Device id as assigned by the device manager.
    ///     Currently this is just the pci location.
    /// * `link_speed`: The link speed of the ethernet connection which depends on the SFI module attached to the cable.
    ///     We do not access the PHY module for link information yet and currently only support 1 Gbps and 10 Gbps links.
    /// * `enable_virtualization`: True if language-level virtualization is enabled.
    ///     If this is true then interrupts and RSS need to be disabled. When the virtual NIC is created, these features 
    ///     should be enabled on a per-queue basis. We do not support that as of yet.
    /// * `interrupts`: A vector of packet reception interrupt handlers where the length of the vector is the number of
    ///     receive queues for which interrupts are enabled. We have currently tested for 16 receive queues.
    ///     The interrupt handler at index `i` is for receive queue `i`.
    ///     The number of handlers must be less than or equal to `IXGBE_NUM_RX_QUEUES_ENABLED`.
    ///     If interrupts are disabled, this should be set to None.
    /// * `enable_rss`: true if receive side scaling is enabled.
    /// * `rx_buffer_size_kbytes`: The size of receive buffers. 
    /// * `num_rx_descriptors`: The number of descriptors in each receive queue.
    /// * `num_tx_descriptors`: The number of descriptors in each transmit queue.
    </span><span class="kw">pub fn </span>init(
        ixgbe_pci_dev: <span class="kw-2">&amp;</span>PciDevice,
        dev_id: PciLocation,
        enable_virtualization: bool,
        interrupts: <span class="prelude-ty">Option</span>&lt;Vec&lt;HandlerFunc&gt;&gt;,
        enable_rss: bool,
        rx_buffer_size_kbytes: RxBufferSizeKiB,
        num_rx_descriptors: u16,
        num_tx_descriptors: u16
    ) -&gt; <span class="prelude-ty">Result</span>&lt;MutexIrqSafe&lt;IxgbeNic&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// Series of checks to determine if starting parameters are acceptable
        </span><span class="kw">if </span>enable_virtualization &amp;&amp; (interrupts.is_some() || enable_rss) {
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;Cannot enable virtualization when interrupts or RSS are enabled&quot;</span>);
        }

        <span class="kw">if let </span><span class="prelude-val">Some</span>(<span class="kw-2">ref </span>ints) = interrupts {
            <span class="kw">if </span>ints.len() &gt; IXGBE_NUM_RX_QUEUES_ENABLED <span class="kw">as </span>usize {
                <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;The number of interrupts must be less than or equal to the number of Rx queues enabled&quot;</span>);
            }
        }

        <span class="kw">if </span>num_rx_descriptors &gt; IXGBE_MAX_RX_DESC {
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;We can have a maximum of 8K receive descriptors per queue&quot;</span>);
        }

        <span class="kw">if </span>(num_rx_descriptors <span class="kw">as </span>usize * core::mem::size_of::&lt;AdvancedRxDescriptor&gt;()) % <span class="number">128 </span>!= <span class="number">0 </span>{
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;The total length in bytes of the Rx descriptor ring must be 128-byte aligned&quot;</span>);
        }

        <span class="kw">if </span>num_tx_descriptors &gt; IXGBE_MAX_TX_DESC {
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;We can have a maximum of 8K transmit descriptors per queue&quot;</span>);
        }

        <span class="kw">if </span>(num_tx_descriptors <span class="kw">as </span>usize * core::mem::size_of::&lt;AdvancedTxDescriptor&gt;()) % <span class="number">128 </span>!= <span class="number">0 </span>{
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;The total length in bytes of the Tx descriptor ring must be 128-byte aligned&quot;</span>);
        }

        <span class="comment">// Start the initialization procedure

        </span><span class="kw">let </span>bar0 = ixgbe_pci_dev.bars[<span class="number">0</span>];
        <span class="comment">// Determine the type from the base address register
        </span><span class="kw">let </span>bar_type = (bar0 <span class="kw">as </span>u8) &amp; <span class="number">0x01</span>;    

        <span class="comment">// If the base address is not memory mapped then exit
        </span><span class="kw">if </span>bar_type == PciConfigSpaceAccessMechanism::IoPort <span class="kw">as </span>u8 {
            <span class="macro">error!</span>(<span class="string">&quot;ixgbe::init(): BAR0 is of I/O type&quot;</span>);
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;ixgbe::init(): BAR0 is of I/O type&quot;</span>)
        }

        <span class="comment">// 16-byte aligned memory mapped base address
        </span><span class="kw">let </span>mem_base =  ixgbe_pci_dev.determine_mem_base(<span class="number">0</span>)<span class="question-mark">?</span>;

        <span class="comment">// set the bus mastering bit for this PciDevice, which allows it to use DMA
        </span>ixgbe_pci_dev.pci_set_command_bus_master_bit();

        <span class="comment">// map the IntelIxgbeRegisters structs to the address found from the pci space
        </span><span class="kw">let </span>(<span class="kw-2">mut </span>mapped_registers1, <span class="kw-2">mut </span>mapped_registers2, <span class="kw-2">mut </span>mapped_registers3, <span class="kw-2">mut </span>mapped_registers_mac, 
            <span class="kw-2">mut </span>rx_mapped_registers, <span class="kw-2">mut </span>tx_mapped_registers) = <span class="self">Self</span>::mapped_reg(mem_base)<span class="question-mark">?</span>;

        <span class="comment">// map the msi-x vector table to an address found from the pci space
        </span><span class="kw">let </span><span class="kw-2">mut </span>vector_table = <span class="self">Self</span>::mem_map_msix(ixgbe_pci_dev)<span class="question-mark">?</span>;

        <span class="comment">// link initialization
        </span><span class="self">Self</span>::start_link(<span class="kw-2">&amp;mut </span>mapped_registers1, <span class="kw-2">&amp;mut </span>mapped_registers2, <span class="kw-2">&amp;mut </span>mapped_registers3, <span class="kw-2">&amp;mut </span>mapped_registers_mac)<span class="question-mark">?</span>;

        <span class="comment">// clear stats registers
        </span><span class="self">Self</span>::clear_stats(<span class="kw-2">&amp;</span>mapped_registers2);

        <span class="comment">// store the mac address of this device
        </span><span class="kw">let </span>mac_addr_hardware = <span class="self">Self</span>::read_mac_address_from_nic(<span class="kw-2">&amp;mut </span>mapped_registers_mac);

        <span class="comment">// initialize the buffer pool
        </span>init_rx_buf_pool(RX_BUFFER_POOL_SIZE, rx_buffer_size_kbytes <span class="kw">as </span>u16 * <span class="number">1024</span>, <span class="kw-2">&amp;</span>RX_BUFFER_POOL)<span class="question-mark">?</span>;

        <span class="comment">// create the rx desc queues and their packet buffers
        </span><span class="kw">let </span>(<span class="kw-2">mut </span>rx_descs, <span class="kw-2">mut </span>rx_buffers) = <span class="self">Self</span>::rx_init(<span class="kw-2">&amp;mut </span>mapped_registers1, <span class="kw-2">&amp;mut </span>mapped_registers2, <span class="kw-2">&amp;mut </span>rx_mapped_registers, num_rx_descriptors, rx_buffer_size_kbytes)<span class="question-mark">?</span>;
        
        <span class="comment">// create the vec of rx queues
        </span><span class="kw">let </span><span class="kw-2">mut </span>rx_queues = Vec::with_capacity(rx_descs.len());
        <span class="kw">let </span><span class="kw-2">mut </span>id = <span class="number">0</span>;
        <span class="kw">while </span>!rx_descs.is_empty() {
            <span class="kw">let </span>rx_queue = RxQueue {
                id,
                regs: rx_mapped_registers.remove(<span class="number">0</span>),
                rx_descs: rx_descs.remove(<span class="number">0</span>),
                num_rx_descs: num_rx_descriptors,
                rx_cur: <span class="number">0</span>,
                rx_bufs_in_use: rx_buffers.remove(<span class="number">0</span>),  
                rx_buffer_size_bytes: rx_buffer_size_kbytes <span class="kw">as </span>u16 * <span class="number">1024</span>,
                received_frames: VecDeque::new(),
                cpu_id : <span class="prelude-val">None</span>,
                rx_buffer_pool: <span class="kw-2">&amp;</span>RX_BUFFER_POOL,
                filter_num: <span class="prelude-val">None
            </span>};
            rx_queues.push(rx_queue);
            id += <span class="number">1</span>;
        }


        <span class="comment">// create the tx descriptor queues
        </span><span class="kw">let </span><span class="kw-2">mut </span>tx_descs = <span class="self">Self</span>::tx_init(<span class="kw-2">&amp;mut </span>mapped_registers2, <span class="kw-2">&amp;mut </span>mapped_registers_mac, <span class="kw-2">&amp;mut </span>tx_mapped_registers, num_tx_descriptors)<span class="question-mark">?</span>;
        
        <span class="comment">// create the vec of tx queues
        </span><span class="kw">let </span><span class="kw-2">mut </span>tx_queues = Vec::with_capacity(tx_descs.len());
        <span class="kw">let </span><span class="kw-2">mut </span>id = <span class="number">0</span>;
        <span class="kw">while </span>!tx_descs.is_empty() {
            <span class="kw">let </span>tx_queue = TxQueue {
                id: id,
                regs: tx_mapped_registers.remove(<span class="number">0</span>),
                tx_descs: tx_descs.remove(<span class="number">0</span>),
                num_tx_descs: num_tx_descriptors,
                tx_cur: <span class="number">0</span>,
                cpu_id : <span class="prelude-val">None</span>,
            };
            tx_queues.push(tx_queue);
            id += <span class="number">1</span>;
        }

        <span class="comment">// enable msi-x interrupts if required and return the assigned interrupt numbers
        </span><span class="kw">let </span>interrupt_num =
            <span class="kw">if let </span><span class="prelude-val">Some</span>(interrupt_handlers) = interrupts {
                ixgbe_pci_dev.pci_enable_msix()<span class="question-mark">?</span>;
                ixgbe_pci_dev.pci_set_interrupt_disable_bit();
                <span class="self">Self</span>::enable_msix_interrupts(<span class="kw-2">&amp;mut </span>mapped_registers1, <span class="kw-2">&amp;mut </span>rx_queues, <span class="kw-2">&amp;mut </span>vector_table, <span class="kw-2">&amp;</span>interrupt_handlers)<span class="question-mark">?
            </span>}
            <span class="kw">else </span>{
                HashMap::new()
            };

        <span class="comment">// enable Receive Side Scaling if required
        </span><span class="kw">if </span>enable_rss {
            <span class="self">Self</span>::enable_rss(<span class="kw-2">&amp;mut </span>mapped_registers2, <span class="kw-2">&amp;mut </span>mapped_registers3)<span class="question-mark">?</span>;
        }

        <span class="comment">// wait 10 seconds for the link to come up, as seen in other ixgbe drivers
        </span><span class="self">Self</span>::wait_for_link(<span class="kw-2">&amp;</span>mapped_registers2, <span class="number">10_000_000</span>);

        <span class="kw">let </span>ixgbe_nic = IxgbeNic {
            dev_id,
            bar_type,
            mem_base,
            interrupt_num,
            mac_hardware: mac_addr_hardware,
            mac_spoofed: <span class="prelude-val">None</span>,
            regs1: mapped_registers1,
            regs2: mapped_registers2,
            regs3: mapped_registers3,
            regs_mac: mapped_registers_mac,
            msix_vector_table: vector_table,
            l34_5_tuple_filters: [<span class="bool-val">false</span>; NUM_L34_5_TUPLE_FILTERS],
            num_rx_queues: IXGBE_NUM_RX_QUEUES_ENABLED,
            rx_queues,
            rx_registers_disabled: rx_mapped_registers,
            num_tx_queues: IXGBE_NUM_TX_QUEUES_ENABLED,
            tx_queues,
            tx_registers_disabled: tx_mapped_registers,
        };

        <span class="macro">info!</span>(<span class="string">&quot;Link is up with speed: {} Mb/s&quot;</span>, ixgbe_nic.link_speed() <span class="kw">as </span>u32);

        <span class="prelude-val">Ok</span>(MutexIrqSafe::new(ixgbe_nic))
    }

    <span class="doccomment">/// Returns the device id of the PCI device.
    </span><span class="kw">pub fn </span>device_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PciLocation {
        <span class="self">self</span>.dev_id
    }

    <span class="doccomment">/// Returns the memory-mapped control registers of the nic and the rx/tx queue registers.
    </span><span class="kw">fn </span>mapped_reg(
        mem_base: PhysicalAddress
    ) -&gt; <span class="prelude-ty">Result</span>&lt;(
        BorrowedMappedPages&lt;IntelIxgbeRegisters1, Mutable&gt;,
        BorrowedMappedPages&lt;IntelIxgbeRegisters2, Mutable&gt;,
        BorrowedMappedPages&lt;IntelIxgbeRegisters3, Mutable&gt;,
        BorrowedMappedPages&lt;IntelIxgbeMacRegisters, Mutable&gt;,
        Vec&lt;IxgbeRxQueueRegisters&gt;,
        Vec&lt;IxgbeTxQueueRegisters&gt;
    ), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// We&#39;ve divided the memory-mapped registers into multiple regions.
        // The size of each region is found from the data sheet, but it always lies on a page boundary.
        </span><span class="kw">const </span>GENERAL_REGISTERS_1_SIZE_BYTES:   usize = <span class="number">4096</span>;
        <span class="kw">const </span>RX_REGISTERS_SIZE_BYTES:          usize = <span class="number">4096</span>;
        <span class="kw">const </span>GENERAL_REGISTERS_2_SIZE_BYTES:   usize = <span class="number">4 </span>* <span class="number">4096</span>;
        <span class="kw">const </span>TX_REGISTERS_SIZE_BYTES:          usize = <span class="number">2 </span>* <span class="number">4096</span>;
        <span class="kw">const </span>MAC_REGISTERS_SIZE_BYTES:         usize = <span class="number">5 </span>* <span class="number">4096</span>;
        <span class="kw">const </span>GENERAL_REGISTERS_3_SIZE_BYTES:   usize = <span class="number">18 </span>* <span class="number">4096</span>;

        <span class="comment">// Allocate memory for the registers, making sure each successive memory region begins where the previous region ended.
        </span><span class="kw">let </span><span class="kw-2">mut </span>offset = mem_base;
        <span class="kw">let </span>nic_regs1_mapped_page = allocate_memory(offset, GENERAL_REGISTERS_1_SIZE_BYTES)<span class="question-mark">?</span>;

        offset += GENERAL_REGISTERS_1_SIZE_BYTES;
        <span class="kw">let </span>nic_rx_regs1_mapped_page = allocate_memory(offset, RX_REGISTERS_SIZE_BYTES)<span class="question-mark">?</span>;

        offset += RX_REGISTERS_SIZE_BYTES;
        <span class="kw">let </span>nic_regs2_mapped_page = allocate_memory(offset, GENERAL_REGISTERS_2_SIZE_BYTES)<span class="question-mark">?</span>;  

        offset += GENERAL_REGISTERS_2_SIZE_BYTES;
        <span class="kw">let </span>nic_tx_regs_mapped_page = allocate_memory(offset, TX_REGISTERS_SIZE_BYTES)<span class="question-mark">?</span>;

        offset += TX_REGISTERS_SIZE_BYTES;
        <span class="kw">let </span>nic_mac_regs_mapped_page = allocate_memory(offset, MAC_REGISTERS_SIZE_BYTES)<span class="question-mark">?</span>;

        offset += MAC_REGISTERS_SIZE_BYTES;
        <span class="kw">let </span>nic_rx_regs2_mapped_page = allocate_memory(offset, RX_REGISTERS_SIZE_BYTES)<span class="question-mark">?</span>;   

        offset += RX_REGISTERS_SIZE_BYTES;
        <span class="kw">let </span>nic_regs3_mapped_page = allocate_memory(offset, GENERAL_REGISTERS_3_SIZE_BYTES)<span class="question-mark">?</span>;

        <span class="comment">// Map the memory as the register struct and tie the lifetime of the struct with its backing mapped pages
        </span><span class="kw">let </span>regs1    = nic_regs1_mapped_page.into_borrowed_mut(<span class="number">0</span>).map_err(|(_mp, err)| err)<span class="question-mark">?</span>;
        <span class="kw">let </span>regs2    = nic_regs2_mapped_page.into_borrowed_mut(<span class="number">0</span>).map_err(|(_mp, err)| err)<span class="question-mark">?</span>;
        <span class="kw">let </span>regs3    = nic_regs3_mapped_page.into_borrowed_mut(<span class="number">0</span>).map_err(|(_mp, err)| err)<span class="question-mark">?</span>;
        <span class="kw">let </span>mac_regs = nic_mac_regs_mapped_page.into_borrowed_mut(<span class="number">0</span>).map_err(|(_mp, err)| err)<span class="question-mark">?</span>;
        
        <span class="comment">// Divide the pages of the Rx queue registers into multiple 64B regions
        </span><span class="kw">let </span><span class="kw-2">mut </span>regs_rx = <span class="self">Self</span>::mapped_regs_from_rx_memory(nic_rx_regs1_mapped_page);
        regs_rx.append(<span class="kw-2">&amp;mut </span><span class="self">Self</span>::mapped_regs_from_rx_memory(nic_rx_regs2_mapped_page));
        
        <span class="comment">// Divide the pages of the Tx queue registers into multiple 64B regions
        </span><span class="kw">let </span>regs_tx = <span class="self">Self</span>::mapped_regs_from_tx_memory(nic_tx_regs_mapped_page);
            
        <span class="prelude-val">Ok</span>((regs1, regs2, regs3, mac_regs, regs_rx, regs_tx))
    }

    <span class="doccomment">/// Split the pages where rx queue registers are mapped into multiple smaller memory regions.
    /// One region contains all the registers for a single queue.
    </span><span class="kw">fn </span>mapped_regs_from_rx_memory(mp: MappedPages) -&gt; Vec&lt;IxgbeRxQueueRegisters&gt; {
        <span class="kw">const </span>QUEUES_IN_MP: usize = <span class="number">64</span>;
        <span class="kw">const </span>RX_QUEUE_REGISTERS_SIZE_BYTES: usize = core::mem::size_of::&lt;RegistersRx&gt;();
        
        <span class="macro">assert!</span>(mp.size_in_bytes() &gt;= QUEUES_IN_MP * RX_QUEUE_REGISTERS_SIZE_BYTES);

        <span class="kw">let </span>starting_address = mp.start_address();

        <span class="comment">// We share the backing mapped pages among all the queue registers
        </span><span class="kw">let </span>shared_mp = Arc::new(mp);
        <span class="kw">let </span><span class="kw-2">mut </span>pointers_to_queues = Vec::with_capacity(QUEUES_IN_MP);

        <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..QUEUES_IN_MP {
            <span class="comment">// This is safe because we have checked that the number of queues we want to partition from these mapped pages fit into the allocated memory,
            // and that each queue starts at the end of the previous.
            // We also ensure that the backing mapped pages are included in the same struct as the registers, almost as a pseudo OwningRef
            </span><span class="kw">let </span>registers = <span class="kw">unsafe </span>{
                Box::from_raw((starting_address.value() + (i * RX_QUEUE_REGISTERS_SIZE_BYTES)) <span class="kw">as </span><span class="kw-2">*mut </span>RegistersRx)
            };
            pointers_to_queues.push(
                IxgbeRxQueueRegisters {
                    regs: ManuallyDrop::new(registers),
                    backing_pages: shared_mp.clone()
                }
            );
        }
        pointers_to_queues
    }

    <span class="doccomment">/// Split the pages where tx queue registers are mapped into multiple smaller memory regions.
    /// One region contains all the registers for a single queue.
    </span><span class="kw">fn </span>mapped_regs_from_tx_memory(mp: MappedPages) -&gt; Vec&lt;IxgbeTxQueueRegisters&gt; {
        <span class="kw">const </span>QUEUES_IN_MP: usize = <span class="number">128</span>;
        <span class="kw">const </span>TX_QUEUE_REGISTERS_SIZE_BYTES: usize = core::mem::size_of::&lt;RegistersTx&gt;();
        
        <span class="macro">assert!</span>(mp.size_in_bytes() &gt;= QUEUES_IN_MP * TX_QUEUE_REGISTERS_SIZE_BYTES);

        <span class="kw">let </span>starting_address = mp.start_address();

        <span class="comment">// We share the backing mapped pages among all the queue registers
        </span><span class="kw">let </span>shared_mp = Arc::new(mp);
        <span class="kw">let </span><span class="kw-2">mut </span>pointers_to_queues = Vec::with_capacity(QUEUES_IN_MP);

        <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..QUEUES_IN_MP {
            <span class="comment">// This is safe because we have checked that the number of queues we want to partition from these mapped pages fit into the allocated memory,
            // and that each queue starts at the end of the previous.
            // We also ensure that the backing mapped pages are included in the same struct as the registers, almost as a pseudo OwningRef
            </span><span class="kw">let </span>registers = <span class="kw">unsafe</span>{ Box::from_raw((starting_address.value() + (i * TX_QUEUE_REGISTERS_SIZE_BYTES)) <span class="kw">as </span><span class="kw-2">*mut </span>RegistersTx) };
            pointers_to_queues.push(
                IxgbeTxQueueRegisters {
                    regs: ManuallyDrop::new(registers),
                    backing_pages: shared_mp.clone()
                }
            );
        }
        pointers_to_queues
    }

    <span class="doccomment">/// Returns the memory mapped msix vector table
    </span><span class="kw">pub fn </span>mem_map_msix(dev: <span class="kw-2">&amp;</span>PciDevice) -&gt; <span class="prelude-ty">Result</span>&lt;BorrowedMappedPages&lt;MsixVectorTable, Mutable&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// retreive the address in the pci config space for the msi-x capability
        </span><span class="kw">let </span>cap_addr = dev.find_pci_capability(MSIX_CAPABILITY).ok_or(<span class="string">&quot;ixgbe: device does not have MSI-X capability&quot;</span>)<span class="question-mark">?</span>;
        <span class="comment">// find the BAR used for msi-x
        </span><span class="kw">let </span>vector_table_offset = <span class="number">4</span>;
        <span class="kw">let </span>table_offset = dev.pci_read_32(cap_addr + vector_table_offset);
        <span class="kw">let </span>bar = table_offset &amp; <span class="number">0x7</span>;
        <span class="kw">let </span>offset = table_offset &gt;&gt; <span class="number">3</span>;
        <span class="comment">// find the memory base address and size of the area for the vector table
        </span><span class="kw">let </span>mem_base = PhysicalAddress::new((dev.bars[bar <span class="kw">as </span>usize] + offset) <span class="kw">as </span>usize)
            .ok_or(<span class="string">&quot;ixgbe: the mem_base physical address specified in the BAR was invalid&quot;</span>)<span class="question-mark">?</span>;
        <span class="kw">let </span>mem_size_in_bytes = core::mem::size_of::&lt;MsixVectorEntry&gt;() * IXGBE_MAX_MSIX_VECTORS;

        <span class="comment">// debug!(&quot;msi-x vector table bar: {}, base_address: {:#X} and size: {} bytes&quot;, bar, mem_base, mem_size_in_bytes);

        </span><span class="kw">let </span>msix_mapped_pages = allocate_memory(mem_base, mem_size_in_bytes)<span class="question-mark">?</span>;
        <span class="kw">let </span>vector_table = BorrowedMappedPages::from_mut(msix_mapped_pages, <span class="number">0</span>)
            .map_err(|(_mp, err)| err)<span class="question-mark">?</span>;

        <span class="prelude-val">Ok</span>(vector_table)
    }

    <span class="kw">pub fn </span>spoof_mac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, spoofed_mac_addr: [u8; <span class="number">6</span>]) {
        <span class="self">self</span>.mac_spoofed = <span class="prelude-val">Some</span>(spoofed_mac_addr);
    }

    <span class="doccomment">/// Reads the actual MAC address burned into the NIC hardware.
    </span><span class="kw">fn </span>read_mac_address_from_nic(regs: <span class="kw-2">&amp;</span>IntelIxgbeMacRegisters) -&gt; [u8; <span class="number">6</span>] {
        <span class="kw">let </span>mac_32_low = regs.ral.read();
        <span class="kw">let </span>mac_32_high = regs.rah.read();

        <span class="kw">let </span><span class="kw-2">mut </span>mac_addr = [<span class="number">0</span>; <span class="number">6</span>]; 
        mac_addr[<span class="number">0</span>] =  mac_32_low <span class="kw">as </span>u8;
        mac_addr[<span class="number">1</span>] = (mac_32_low &gt;&gt; <span class="number">8</span>) <span class="kw">as </span>u8;
        mac_addr[<span class="number">2</span>] = (mac_32_low &gt;&gt; <span class="number">16</span>) <span class="kw">as </span>u8;
        mac_addr[<span class="number">3</span>] = (mac_32_low &gt;&gt; <span class="number">24</span>) <span class="kw">as </span>u8;
        mac_addr[<span class="number">4</span>] =  mac_32_high <span class="kw">as </span>u8;
        mac_addr[<span class="number">5</span>] = (mac_32_high &gt;&gt; <span class="number">8</span>) <span class="kw">as </span>u8;

        <span class="macro">debug!</span>(<span class="string">&quot;Ixgbe: read hardware MAC address: {:02x?}&quot;</span>, mac_addr);
        mac_addr
    }   

    <span class="doccomment">/// Acquires semaphore to synchronize between software and firmware (10.5.4)
    </span><span class="kw">fn </span>acquire_semaphore(regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters3) -&gt; <span class="prelude-ty">Result</span>&lt;bool, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// femtoseconds per millisecond
        </span><span class="kw">const </span>FS_PER_MS: u64 = <span class="number">1_000_000_000_000</span>;
        <span class="kw">let </span>hpet = get_hpet();
        <span class="kw">let </span>hpet_ref = hpet.as_ref().ok_or(<span class="string">&quot;ixgbe::acquire_semaphore: couldn&#39;t get HPET timer&quot;</span>)<span class="question-mark">?</span>;
        <span class="kw">let </span>period_fs: u64 = hpet_ref.counter_period_femtoseconds() <span class="kw">as </span>u64;        

        <span class="comment">// check that some other sofware is not using the semaphore
        // 1. poll SWSM.SMBI bit until reads as 0 or 10ms timer expires
        </span><span class="kw">let </span>start = hpet_ref.get_counter();
        <span class="kw">let </span><span class="kw-2">mut </span>timer_expired_smbi = <span class="bool-val">false</span>;
        <span class="kw">let </span><span class="kw-2">mut </span>smbi_bit = <span class="number">1</span>;
        <span class="kw">while </span>smbi_bit != <span class="number">0 </span>{
            smbi_bit = regs.swsm.read() &amp; SWSM_SMBI;
            <span class="kw">let </span>end = hpet_ref.get_counter();

            <span class="kw">let </span>expiration_time = <span class="number">10</span>;
            <span class="kw">if </span>(end-start) * period_fs / FS_PER_MS == expiration_time {
                timer_expired_smbi = <span class="bool-val">true</span>;
                <span class="kw">break</span>;
            }
        } 
        <span class="comment">// now, hardware will auto write 1 to the SMBI bit

        // check that firmware is not using the semaphore
        // 1. write to SWESMBI bit
        </span><span class="kw">let </span>set_swesmbi = regs.swsm.read() | SWSM_SWESMBI; <span class="comment">// set bit 1 to 1
        </span>regs.swsm.write(set_swesmbi);

        <span class="comment">// 2. poll SWSM.SWESMBI bit until reads as 1 or 3s timer expires
        </span><span class="kw">let </span>start = hpet_ref.get_counter();
        <span class="kw">let </span><span class="kw-2">mut </span>swesmbi_bit = <span class="number">0</span>;
        <span class="kw">let </span><span class="kw-2">mut </span>timer_expired_swesmbi = <span class="bool-val">false</span>;
        <span class="kw">while </span>swesmbi_bit == <span class="number">0 </span>{
            swesmbi_bit = (regs.swsm.read() &amp; SWSM_SWESMBI) &gt;&gt; <span class="number">1</span>;
            <span class="kw">let </span>end = hpet_ref.get_counter();

            <span class="kw">let </span>expiration_time = <span class="number">3000</span>;
            <span class="kw">if </span>(end-start) * period_fs / FS_PER_MS == expiration_time {
                timer_expired_swesmbi = <span class="bool-val">true</span>;
                <span class="kw">break</span>;
            }
        } 

        <span class="comment">// software takes control of the requested resource
        // 1. read firmware and software bits of sw_fw_sync register 
        </span><span class="kw">let </span><span class="kw-2">mut </span>sw_fw_sync_smbits = regs.sw_fw_sync.read() &amp; SW_FW_SYNC_SMBITS_MASK;
        <span class="kw">let </span>sw_sync_shift = <span class="number">3</span>;
        <span class="kw">let </span>fw_sync_shift = <span class="number">8</span>;
        <span class="kw">let </span>sw_mac = (sw_fw_sync_smbits &amp; SW_FW_SYNC_SW_MAC) &gt;&gt; sw_sync_shift;
        <span class="kw">let </span>fw_mac = (sw_fw_sync_smbits &amp; SW_FW_SYNC_FW_MAC) &gt;&gt; fw_sync_shift;

        <span class="comment">// clear sw sempahore bits if sw malfunctioned
        </span><span class="kw">if </span>timer_expired_smbi {
            sw_fw_sync_smbits &amp;= !(SW_FW_SYNC_SMBITS_SW);
        }

        <span class="comment">// clear fw semaphore bits if fw malfunctioned
        </span><span class="kw">if </span>timer_expired_swesmbi {
            sw_fw_sync_smbits &amp;= !(SW_FW_SYNC_SMBITS_FW);
        }

        regs.sw_fw_sync.write(sw_fw_sync_smbits);

        <span class="comment">// check if semaphore bits for the resource are cleared
        // then resources are available
        </span><span class="kw">if </span>(sw_mac == <span class="number">0</span>) &amp;&amp; (fw_mac == <span class="number">0</span>) {
            <span class="comment">//claim the sw resource by setting the bit
            </span><span class="kw">let </span>sw_fw_sync = regs.sw_fw_sync.read() &amp; SW_FW_SYNC_SW_MAC;
            regs.sw_fw_sync.write(sw_fw_sync);

            <span class="comment">//clear bits in the swsm register
            </span><span class="kw">let </span>swsm = regs.swsm.read() &amp; !(SWSM_SMBI) &amp; !(SWSM_SWESMBI);
            regs.swsm.write(swsm);

            <span class="kw">return </span><span class="prelude-val">Ok</span>(<span class="bool-val">true</span>);
        }

        <span class="comment">//resource is not available
        </span><span class="kw">else </span>{
            <span class="comment">//clear bits in the swsm register
            </span><span class="kw">let </span>swsm = regs.swsm.read() &amp; !(SWSM_SMBI) &amp; !(SWSM_SWESMBI);
            regs.swsm.write(swsm);

            <span class="prelude-val">Ok</span>(<span class="bool-val">false</span>)
        }
    }

    <span class="doccomment">/// Release the semaphore synchronizing between software and firmware.
    </span><span class="kw">fn </span>release_semaphore(regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters3) {
        <span class="comment">// clear bit of released resource
        </span><span class="kw">let </span>sw_fw_sync = regs.sw_fw_sync.read() &amp; !(SW_FW_SYNC_SW_MAC);
        regs.sw_fw_sync.write(sw_fw_sync);

        <span class="comment">// release semaphore
        </span><span class="kw">let </span>_swsm = regs.swsm.read() &amp; !(SWSM_SMBI) &amp; !(SWSM_SWESMBI);
    }

    <span class="doccomment">/// Software reset of NIC to get it running.
    </span><span class="kw">fn </span>start_link (
        regs1: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters1, 
        regs2: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2, 
        regs3: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters3, 
        regs_mac: <span class="kw-2">&amp;mut </span>IntelIxgbeMacRegisters,
    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">//disable interrupts: write to EIMC registers, 1 in b30-b0, b31 is reserved
        </span>regs1.eimc.write(DISABLE_INTERRUPTS);

        <span class="comment">// master disable algorithm (sec 5.2.5.3.2)
        // global reset = sw reset + link reset 
        </span><span class="kw">let </span>val = regs1.ctrl.read();
        regs1.ctrl.write(val|CTRL_RST|CTRL_LRST);

        <span class="comment">//wait 10 ms
        </span><span class="kw">let </span>wait_time = <span class="number">10_000</span>;
        pit_clock_basic::pit_wait(wait_time)<span class="question-mark">?</span>;

        <span class="comment">//disable flow control.. write 0 TO FCTTV, FCRTL, FCRTH, FCRTV and FCCFG
        </span><span class="kw">for </span>fcttv <span class="kw">in </span>regs2.fcttv.iter_mut() {
            fcttv.write(<span class="number">0</span>);
        }

        <span class="kw">for </span>fcrtl <span class="kw">in </span>regs2.fcrtl.iter_mut() {
            fcrtl.write(<span class="number">0</span>);
        }

        <span class="kw">for </span>fcrth <span class="kw">in </span>regs2.fcrth.iter_mut() {
            fcrth.write(<span class="number">0</span>);
        }

        regs2.fcrtv.write(<span class="number">0</span>);
        regs2.fccfg.write(<span class="number">0</span>);

        <span class="comment">//disable interrupts
        </span>regs1.eimc.write(DISABLE_INTERRUPTS);

        <span class="comment">//wait for eeprom auto read completion
        </span><span class="kw">while </span>!regs3.eec.read().get_bit(EEC_AUTO_RD <span class="kw">as </span>u8){}

        <span class="comment">//read MAC address
        </span><span class="macro">debug!</span>(<span class="string">&quot;Ixgbe: MAC address low: {:#X}&quot;</span>, regs_mac.ral.read());
        <span class="macro">debug!</span>(<span class="string">&quot;Ixgbe: MAC address high: {:#X}&quot;</span>, regs_mac.rah.read() &amp; <span class="number">0xFFFF</span>);

        <span class="comment">//wait for dma initialization done (RDRXCTL.DMAIDONE)
        </span><span class="kw">let </span><span class="kw-2">mut </span>val = regs2.rdrxctl.read();
        <span class="kw">let </span>dmaidone_bit = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="kw">while </span>val &amp; dmaidone_bit != dmaidone_bit {
            val = regs2.rdrxctl.read();
        }

        <span class="kw">while </span><span class="self">Self</span>::acquire_semaphore(regs3)<span class="question-mark">? </span>{
            <span class="comment">//wait 10 ms
            </span>pit_clock_basic::pit_wait(wait_time)<span class="question-mark">?</span>;
        }

        <span class="comment">// setup PHY and the link 
        // From looking at other drivers and testing, it seems these registers are set automatically 
        // and driver doesn&#39;t need to configure link speed manually.

        </span><span class="self">Self</span>::release_semaphore(regs3);        

        <span class="comment">// debug!(&quot;STATUS: {:#X}&quot;, regs1.status.read()); 
        // debug!(&quot;CTRL: {:#X}&quot;, regs1.ctrl.read());
        // debug!(&quot;LINKS: {:#X}&quot;, regs2.links.read()); //b7 and b30 should be 1 for link up 
        // debug!(&quot;AUTOC: {:#X}&quot;, regs2.autoc.read()); 
        // debug!(&quot;AUTOC2: {:#X}&quot;, regs2.autoc2.read()); 

        </span><span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Returns value of (links, links2) registers
    </span><span class="kw">pub fn </span>link_status(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; (u32, u32) {
        (<span class="self">self</span>.regs2.links.read(), <span class="self">self</span>.regs2.links2.read())
    }

    <span class="doccomment">/// Returns link speed in Mb/s
    </span><span class="kw">pub fn </span>link_speed(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; LinkSpeedMbps {
        <span class="kw">let </span>speed = <span class="self">self</span>.regs2.links.read() &amp; LINKS_SPEED_MASK; 
        LinkSpeedMbps::from_links_register_value(speed)
    }

    <span class="doccomment">/// Wait for link to be up for upto 10 seconds.
    </span><span class="kw">fn </span>wait_for_link(regs2: <span class="kw-2">&amp;</span>IntelIxgbeRegisters2, total_wait_time_in_us: u32) {
        <span class="comment">// wait 10 ms between tries
        </span><span class="kw">let </span>wait_time = <span class="number">10_000</span>;
        <span class="comment">// wait for a total of 10 s
        </span><span class="kw">let </span>total_tries = total_wait_time_in_us / wait_time;
        <span class="kw">let </span><span class="kw-2">mut </span>tries = <span class="number">0</span>;

        <span class="kw">while </span>(regs2.links.read() &amp; LINKS_SPEED_MASK == <span class="number">0</span>) &amp;&amp; (tries &lt; total_tries) {
            <span class="kw">let _ </span>= pit_clock_basic::pit_wait(wait_time); <span class="comment">// wait, or try again regardless
            </span>tries += <span class="number">1</span>;
        }
    }

    <span class="doccomment">/// Clear the statistic registers by reading from them.
    </span><span class="kw">fn </span>clear_stats(regs: <span class="kw-2">&amp;</span>IntelIxgbeRegisters2) {
        regs.gprc.read();
        regs.gptc.read();
        regs.gorcl.read();
        regs.gorch.read();
        regs.gotcl.read();
        regs.gotch.read();
    }

    <span class="doccomment">/// Returns the Rx and Tx statistics in the form: (Good Rx packets, Good Rx bytes, Good Tx packets, Good Tx bytes).
    /// A good packet is one that is &gt;= 64 bytes including ethernet header and CRC
    </span><span class="kw">pub fn </span>get_stats(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; (u32,u64,u32,u64){
        <span class="kw">let </span>rx_bytes =  ((<span class="self">self</span>.regs2.gorch.read() <span class="kw">as </span>u64 &amp; <span class="number">0xF</span>) &lt;&lt; <span class="number">32</span>) | <span class="self">self</span>.regs2.gorcl.read() <span class="kw">as </span>u64;
        <span class="kw">let </span>tx_bytes =  ((<span class="self">self</span>.regs2.gotch.read() <span class="kw">as </span>u64 &amp; <span class="number">0xF</span>) &lt;&lt; <span class="number">32</span>) | <span class="self">self</span>.regs2.gotcl.read() <span class="kw">as </span>u64;

        (<span class="self">self</span>.regs2.gprc.read(), rx_bytes, <span class="self">self</span>.regs2.gptc.read(), tx_bytes)
    }

    <span class="doccomment">/// Initializes the array of receive descriptors and their corresponding receive buffers,
    /// and returns a tuple including both of them for all rx queues in use.
    /// Also enables receive functionality for the NIC.
    </span><span class="kw">fn </span>rx_init(
        regs1: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters1, 
        regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2, 
        rx_regs: <span class="kw-2">&amp;mut </span>Vec&lt;IxgbeRxQueueRegisters&gt;,
        num_rx_descs: u16,
        rx_buffer_size_kbytes: RxBufferSizeKiB
    ) -&gt; <span class="prelude-ty">Result</span>&lt;(
        Vec&lt;BorrowedSliceMappedPages&lt;AdvancedRxDescriptor, Mutable&gt;&gt;, 
        Vec&lt;Vec&lt;ReceiveBuffer&gt;&gt;
    ), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="kw">let </span><span class="kw-2">mut </span>rx_descs_all_queues = Vec::new();
        <span class="kw">let </span><span class="kw-2">mut </span>rx_bufs_in_use_all_queues = Vec::new();

        <span class="self">Self</span>::disable_rx_function(regs);
        <span class="comment">// program RXPBSIZE according to DCB and virtualization modes (both off)
        </span>regs.rxpbsize[<span class="number">0</span>].write(RXPBSIZE_512KB);
        <span class="kw">for </span>i <span class="kw">in </span><span class="number">1</span>..<span class="number">8 </span>{
            regs.rxpbsize[i].write(<span class="number">0</span>);
        }
        <span class="comment">//CRC offloading
        </span>regs.hlreg0.write(regs.hlreg0.read() | HLREG0_CRC_STRIP);
        regs.rdrxctl.write(regs.rdrxctl.read() | RDRXCTL_CRC_STRIP);
        <span class="comment">// Clear bits
        </span>regs.rdrxctl.write(regs.rdrxctl.read() &amp; !RDRXCTL_RSCFRSTSIZE);

        <span class="kw">for </span>qid <span class="kw">in </span><span class="number">0</span>..IXGBE_NUM_RX_QUEUES_ENABLED {
            <span class="kw">let </span>rxq = <span class="kw-2">&amp;mut </span>rx_regs[qid <span class="kw">as </span>usize];        

            <span class="comment">// get the queue of rx descriptors and their corresponding rx buffers
            </span><span class="kw">let </span>(rx_descs, rx_bufs_in_use) = init_rx_queue(num_rx_descs <span class="kw">as </span>usize, <span class="kw-2">&amp;</span>RX_BUFFER_POOL, rx_buffer_size_kbytes <span class="kw">as </span>usize * <span class="number">1024</span>, rxq)<span class="question-mark">?</span>;          
            
            <span class="comment">//set the size of the packet buffers and the descriptor format used
            </span><span class="kw">let </span><span class="kw-2">mut </span>val = rxq.srrctl.read();
            val.set_bits(<span class="number">0</span>..<span class="number">4</span>, rx_buffer_size_kbytes <span class="kw">as </span>u32);
            val.set_bits(<span class="number">8</span>..<span class="number">13</span>, BSIZEHEADER_0B);
            val.set_bits(<span class="number">25</span>..<span class="number">27</span>, DESCTYPE_ADV_1BUFFER);
            val |= DROP_ENABLE;
            rxq.srrctl.write(val);

            <span class="comment">//enable the rx queue
            </span><span class="kw">let </span>val = rxq.rxdctl.read();
            rxq.rxdctl.write(val | RX_Q_ENABLE);

            <span class="comment">//make sure queue is enabled
            </span><span class="kw">while </span>rxq.rxdctl.read() &amp; RX_Q_ENABLE == <span class="number">0 </span>{}
        
            <span class="comment">// set bit 12 to 0
            </span><span class="kw">let </span>val = rxq.dca_rxctrl.read();
            rxq.dca_rxctrl.write(val &amp; !DCA_RXCTRL_CLEAR_BIT_12);

            <span class="comment">// Write the tail index.
            // Note that the 82599 datasheet (section 8.2.3.8.5) states that we should set the RDT (tail index) to the index *beyond* the last receive descriptor, 
            // but we set it to the last receive descriptor for the same reason as the e1000 driver
            </span>rxq.rdt.write((num_rx_descs - <span class="number">1</span>) <span class="kw">as </span>u32);
            
            rx_descs_all_queues.push(rx_descs);
            rx_bufs_in_use_all_queues.push(rx_bufs_in_use);
        }
        
        <span class="self">Self</span>::enable_rx_function(regs1,regs);
        <span class="prelude-val">Ok</span>((rx_descs_all_queues, rx_bufs_in_use_all_queues))
    }

    <span class="doccomment">/// disable receive functionality
    </span><span class="kw">fn </span>disable_rx_function(regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2) {        
        <span class="kw">let </span>val = regs.rxctrl.read();
        regs.rxctrl.write(val &amp; !RECEIVE_ENABLE); 
    }

    <span class="doccomment">/// enable receive functionality
    </span><span class="kw">fn </span>enable_rx_function(regs1: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters1,regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2) {
        <span class="comment">// set rx parameters of which type of packets are accepted by the nic
        // right now we allow the nic to receive all types of packets, even incorrectly formed ones
        </span>regs.fctrl.write(STORE_BAD_PACKETS | MULTICAST_PROMISCUOUS_ENABLE | UNICAST_PROMISCUOUS_ENABLE | BROADCAST_ACCEPT_MODE); 
        
        <span class="comment">// some magic numbers
        </span>regs1.ctrl_ext.write(regs1.ctrl_ext.read() | CTRL_EXT_NO_SNOOP_DIS);

        <span class="comment">// enable receive functionality
        </span><span class="kw">let </span>val = regs.rxctrl.read();
        regs.rxctrl.write(val | RECEIVE_ENABLE); 
    }

    <span class="doccomment">/// Initialize the array of transmit descriptors for all queues and returns them.
    /// Also enables transmit functionality for the NIC.
    </span><span class="kw">fn </span>tx_init(
        regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2, 
        regs_mac: <span class="kw-2">&amp;mut </span>IntelIxgbeMacRegisters, 
        tx_regs: <span class="kw-2">&amp;mut </span>Vec&lt;IxgbeTxQueueRegisters&gt;,
        num_tx_descs: u16
    ) -&gt; <span class="prelude-ty">Result</span>&lt;Vec&lt;BorrowedSliceMappedPages&lt;AdvancedTxDescriptor, Mutable&gt;&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// disable transmission
        </span><span class="self">Self</span>::disable_transmission(regs);

        <span class="comment">// CRC offload and small packet padding enable
        </span>regs.hlreg0.write(regs.hlreg0.read() | HLREG0_TXCRCEN | HLREG0_TXPADEN);

        <span class="comment">// Set RTTFCS.ARBDIS to 1
        </span>regs.rttdcs.write(regs.rttdcs.read() | RTTDCS_ARBDIS);

        <span class="comment">// program DTXMXSZRQ and TXPBSIZE according to DCB and virtualization modes (both off)
        </span>regs_mac.txpbsize[<span class="number">0</span>].write(TXPBSIZE_160KB);
        <span class="kw">for </span>i <span class="kw">in </span><span class="number">1</span>..<span class="number">8 </span>{
            regs_mac.txpbsize[i].write(<span class="number">0</span>);
        }
        regs_mac.dtxmxszrq.write(DTXMXSZRQ_MAX_BYTES); 

        <span class="comment">// Clear RTTFCS.ARBDIS
        </span>regs.rttdcs.write(regs.rttdcs.read() &amp; !RTTDCS_ARBDIS);

        <span class="kw">let </span><span class="kw-2">mut </span>tx_descs_all_queues = Vec::new();
        
        <span class="kw">for </span>qid <span class="kw">in </span><span class="number">0</span>..IXGBE_NUM_TX_QUEUES_ENABLED {
            <span class="kw">let </span>txq = <span class="kw-2">&amp;mut </span>tx_regs[qid <span class="kw">as </span>usize];

            <span class="kw">let </span>tx_descs = init_tx_queue(num_tx_descs <span class="kw">as </span>usize, txq)<span class="question-mark">?</span>;
        
            <span class="kw">if </span>qid == <span class="number">0 </span>{
                <span class="comment">// enable transmit operation, only have to do this for the first queue
                </span><span class="self">Self</span>::enable_transmission(regs);
            }

            <span class="comment">// Set descriptor thresholds
            // If we enable this then we need to change the packet send function to stop polling
            // for a descriptor done on every packet sent
            // txq.txdctl.write(TXDCTL_PTHRESH | TXDCTL_HTHRESH | TXDCTL_WTHRESH); 

            //enable tx queue
            </span><span class="kw">let </span>val = txq.txdctl.read();
            txq.txdctl.write(val | TX_Q_ENABLE); 

            <span class="comment">//make sure queue is enabled
            </span><span class="kw">while </span>txq.txdctl.read() &amp; TX_Q_ENABLE == <span class="number">0 </span>{} 

            tx_descs_all_queues.push(tx_descs);
        }
        <span class="prelude-val">Ok</span>(tx_descs_all_queues)
    }  

    <span class="doccomment">/// disable transmit functionality
    </span><span class="kw">fn </span>disable_transmission(regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2) {
        <span class="kw">let </span>val = regs.dmatxctl.read();
        regs.dmatxctl.write(val &amp; !TE); 
    }

    <span class="doccomment">/// enable transmit functionality
    </span><span class="kw">fn </span>enable_transmission(regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2) {
        <span class="kw">let </span>val = regs.dmatxctl.read();
        regs.dmatxctl.write(val | TE); 
    }

    <span class="doccomment">/// Enable multiple receive queues with RSS.
    /// Part of queue initialization is done in the rx_init function.
    </span><span class="kw">pub fn </span>enable_rss(
        regs2: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters2, 
        regs3: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters3
    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// enable RSS writeback in the header field of the receive descriptor
        </span>regs2.rxcsum.write(RXCSUM_PCSD);
        
        <span class="comment">// enable RSS and set fields that will be used by hash function
        // right now we&#39;re using the udp port and ipv4 address.
        </span>regs3.mrqc.write(MRQC_MRQE_RSS | MRQC_UDPIPV4 ); 

        <span class="comment">//set the random keys for the hash function
        </span><span class="kw">let </span>seed = get_hpet().as_ref().ok_or(<span class="string">&quot;couldn&#39;t get HPET timer&quot;</span>)<span class="question-mark">?</span>.get_counter();
        <span class="kw">let </span><span class="kw-2">mut </span>rng = SmallRng::seed_from_u64(seed);
        <span class="kw">for </span>rssrk <span class="kw">in </span>regs3.rssrk.iter_mut() {
            rssrk.write(rng.next_u32());
        }

        <span class="comment">// Initialize the RSS redirection table
        // each reta register has 4 redirection entries
        // since mapping to queues is random and based on a hash, we randomly assign 1 queue to each reta register
        </span><span class="kw">let </span><span class="kw-2">mut </span>qid = <span class="number">0</span>;
        <span class="kw">for </span>reta <span class="kw">in </span>regs3.reta.iter_mut() {
            <span class="comment">//set 4 entries to the same queue number
            </span><span class="kw">let </span>val = qid &lt;&lt; RETA_ENTRY_0_OFFSET | qid &lt;&lt; RETA_ENTRY_1_OFFSET | qid &lt;&lt; RETA_ENTRY_2_OFFSET | qid &lt;&lt; RETA_ENTRY_3_OFFSET;
            reta.write(val);

            <span class="comment">// next 4 entries will be assigned to the next queue
            </span>qid = (qid + <span class="number">1</span>) % IXGBE_NUM_RX_QUEUES_ENABLED <span class="kw">as </span>u32;
        }

        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Enables Direct Cache Access for the device.
    /// TODO: Not working yet because we need to have a separate driver for DCA
    /// which enables it for the CPU and chipset, and registers devices that can use DCA (I think).
    </span><span class="kw">fn </span>enable_dca(
        regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters3, 
        rxq: <span class="kw-2">&amp;mut </span>Vec&lt;RxQueue&lt;IxgbeRxQueueRegisters,AdvancedRxDescriptor&gt;&gt;
    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// Enable DCA tagging, which writes the cpu id to the PCIe Transaction Layer Packets (TLP)
        // There are 2 version of DCA that are mentioned, legacy and 1.0
        // We always enable 1.0 since (1) currently haven&#39;t found additional info online and (2) the linux driver always enables 1.0 
        </span>regs.dca_ctrl.write(DCA_MODE_2 | DCA_CTRL_ENABLE);
        <span class="self">Self</span>::enable_rx_dca(rxq)  
    }

    <span class="doccomment">/// Sets up DCA for the rx queues that have been enabled.
    /// You can optionally choose to have the descriptor, header and payload copied to the cache for each received packet
    </span><span class="kw">fn </span>enable_rx_dca(
        rx_queues: <span class="kw-2">&amp;mut </span>Vec&lt;RxQueue&lt;IxgbeRxQueueRegisters,AdvancedRxDescriptor&gt;&gt;
    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="kw">for </span>rxq <span class="kw">in </span>rx_queues {            
            <span class="comment">// the cpu id will tell which cache the data will need to be written to
            // TODO: choose a better default value
            </span><span class="kw">let </span>cpu_id = rxq.cpu_id.unwrap_or(<span class="number">0</span>) <span class="kw">as </span>u32;
            
            <span class="comment">// currently allowing only write of rx descriptors to cache since packet payloads are very large
            // A note from linux ixgbe driver: 
            // &quot; We can enable relaxed ordering for reads, but not writes when
            //   DCA is enabled.  This is due to a known issue in some chipsets
            //   which will cause the DCA tag to be cleared.&quot;
            </span>rxq.regs.dca_rxctrl.write(RX_DESC_DCA_ENABLE | RX_HEADER_DCA_ENABLE | RX_PAYLOAD_DCA_ENABLE | RX_DESC_R_RELAX_ORDER_EN | (cpu_id &lt;&lt; DCA_CPUID_SHIFT));
        }
        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Sets the L3/L4 5-tuple filter which can do an exact match of the packet&#39;s header with the filter and send to chosen rx queue (7.1.2.5).
    /// There are up to 128 such filters. If more are needed, will have to enable Flow Director filters.
    /// 
    /// # Argument
    /// * `source_ip`: ipv4 source address
    /// * `dest_ip`: ipv4 destination address
    /// * `source_port`: TCP/UDP/SCTP source port
    /// * `dest_port`: TCP/UDP/SCTP destination port
    /// * `protocol`: IP L4 protocol
    /// * `priority`: priority relative to other filters, can be from 0 (lowest) to 7 (highest)
    /// * `qid`: number of the queue to forward packet to
    </span><span class="kw">pub fn </span>set_5_tuple_filter(
        <span class="kw-2">&amp;mut </span><span class="self">self</span>, 
        source_ip: <span class="prelude-ty">Option</span>&lt;[u8;<span class="number">4</span>]&gt;, 
        dest_ip: <span class="prelude-ty">Option</span>&lt;[u8;<span class="number">4</span>]&gt;, 
        source_port: <span class="prelude-ty">Option</span>&lt;u16&gt;, 
        dest_port: <span class="prelude-ty">Option</span>&lt;u16&gt;, 
        protocol: <span class="prelude-ty">Option</span>&lt;FilterProtocol&gt;, 
        priority: u8, qid: u8
    ) -&gt; <span class="prelude-ty">Result</span>&lt;u8, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="kw">if </span>source_ip.is_none() &amp;&amp; dest_ip.is_none() &amp;&amp; source_port.is_none() &amp;&amp; dest_port.is_none() &amp;&amp; protocol.is_none() {
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;Must set one of the five filter options&quot;</span>);
        }

        <span class="kw">if </span>priority &gt; <span class="number">7 </span>{
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;Protocol cannot be higher than 7&quot;</span>);
        }

        <span class="kw">let </span>enabled_filters = <span class="kw-2">&amp;mut </span><span class="self">self</span>.l34_5_tuple_filters;

        <span class="comment">// find a free filter
        </span><span class="kw">let </span>filter_num = enabled_filters.iter().position(|<span class="kw-2">&amp;</span>r| !r).ok_or(<span class="string">&quot;Ixgbe: No filter available&quot;</span>)<span class="question-mark">?</span>;

        <span class="comment">// start off with the filter mask set for all the filters, and clear bits for filters that are enabled
        // bits 29:25 are set to 1.
        </span><span class="kw">let </span><span class="kw-2">mut </span>filter_mask = <span class="number">0x3E000000</span>;

        <span class="comment">// IP addresses are written to the registers in big endian form (LSB is first on wire)
        // set the source ip address for the filter
        </span><span class="kw">if let </span><span class="prelude-val">Some </span>(addr) = source_ip {
            <span class="self">self</span>.regs3.saqf[filter_num].write(((addr[<span class="number">3</span>] <span class="kw">as </span>u32) &lt;&lt; <span class="number">24</span>) | ((addr[<span class="number">2</span>] <span class="kw">as </span>u32) &lt;&lt; <span class="number">16</span>) | ((addr[<span class="number">1</span>] <span class="kw">as </span>u32) &lt;&lt; <span class="number">8</span>) | (addr[<span class="number">0</span>] <span class="kw">as </span>u32));
            filter_mask &amp;= !FTQF_SOURCE_ADDRESS_MASK;
        };

        <span class="comment">// set the destination ip address for the filter
        </span><span class="kw">if let </span><span class="prelude-val">Some</span>(addr) = dest_ip {
            <span class="self">self</span>.regs3.daqf[filter_num].write(((addr[<span class="number">3</span>] <span class="kw">as </span>u32) &lt;&lt; <span class="number">24</span>) | ((addr[<span class="number">2</span>] <span class="kw">as </span>u32) &lt;&lt; <span class="number">16</span>) | ((addr[<span class="number">1</span>] <span class="kw">as </span>u32) &lt;&lt; <span class="number">8</span>) | (addr[<span class="number">0</span>] <span class="kw">as </span>u32));
            filter_mask &amp;= !FTQF_DEST_ADDRESS_MASK;
        };        

        <span class="comment">// set the source port for the filter    
        </span><span class="kw">if let </span><span class="prelude-val">Some</span>(port) = source_port {
            <span class="self">self</span>.regs3.sdpqf[filter_num].write((port <span class="kw">as </span>u32) &lt;&lt; SPDQF_SOURCE_SHIFT);
            filter_mask &amp;= !FTQF_SOURCE_PORT_MASK;
        };   

        <span class="comment">// set the destination port for the filter    
        </span><span class="kw">if let </span><span class="prelude-val">Some</span>(port) = dest_port {
            <span class="kw">let </span>port_val = <span class="self">self</span>.regs3.sdpqf[filter_num].read();
            <span class="self">self</span>.regs3.sdpqf[filter_num].write(port_val | (port <span class="kw">as </span>u32) &lt;&lt; SPDQF_DEST_SHIFT);
            filter_mask &amp;= !FTQF_DEST_PORT_MASK;
        };

        <span class="comment">// set the filter protocol
        </span><span class="kw">let </span><span class="kw-2">mut </span>filter_protocol = FilterProtocol::Other;
        <span class="kw">if let </span><span class="prelude-val">Some</span>(protocol) = protocol {
            filter_protocol = protocol;
            filter_mask &amp;= !FTQF_PROTOCOL_MASK;
        };

        <span class="comment">// write the parameters of the filter
        </span><span class="kw">let </span>filter_priority = (priority <span class="kw">as </span>u32 &amp; FTQF_PRIORITY) &lt;&lt; FTQF_PRIORITY_SHIFT;
        <span class="self">self</span>.regs3.ftqf[filter_num].write(filter_protocol <span class="kw">as </span>u32 | filter_priority | filter_mask | FTQF_Q_ENABLE);

        <span class="comment">//set the rx queue that the packets for this filter should be sent to
        </span><span class="self">self</span>.regs3.l34timir[filter_num].write(L34TIMIR_BYPASS_SIZE_CHECK | L34TIMIR_RESERVED | ((qid <span class="kw">as </span>u32) &lt;&lt; L34TIMIR_RX_Q_SHIFT));

        <span class="comment">//mark the filter as used
        </span>enabled_filters[filter_num] = <span class="bool-val">true</span>;
        <span class="prelude-val">Ok</span>(filter_num <span class="kw">as </span>u8)
    }

    <span class="doccomment">/// Disables the the L3/L4 5-tuple filter for the given filter number
    /// but keeps the values stored in the filter registers.
    </span><span class="kw">fn </span>disable_5_tuple_filter(<span class="kw-2">&amp;mut </span><span class="self">self</span>, filter_num: u8) {
        <span class="comment">// disables filter by setting enable bit to 0
        </span><span class="kw">let </span>val = <span class="self">self</span>.regs3.ftqf[filter_num <span class="kw">as </span>usize].read();
        <span class="self">self</span>.regs3.ftqf[filter_num <span class="kw">as </span>usize].write(val | !FTQF_Q_ENABLE);

        <span class="comment">// sets the record in the nic struct to false
        </span><span class="self">self</span>.l34_5_tuple_filters[filter_num <span class="kw">as </span>usize] = <span class="bool-val">false</span>;
    }

    <span class="doccomment">/// Enable MSI-X interrupts.
    /// Currently all the msi vectors are for packet reception, one msi vector per receive queue.
    /// The assumption here is that the interrupt handler at index i will be used for receive queue i.
    /// The number of interrupt handlers is the number of msi vectors enabled.
    </span><span class="kw">fn </span>enable_msix_interrupts(
        regs: <span class="kw-2">&amp;mut </span>IntelIxgbeRegisters1, 
        rxq: <span class="kw-2">&amp;mut </span>Vec&lt;RxQueue&lt;IxgbeRxQueueRegisters,AdvancedRxDescriptor&gt;&gt;, 
        vector_table: <span class="kw-2">&amp;mut </span>MsixVectorTable, 
        interrupt_handlers: <span class="kw-2">&amp;</span>[HandlerFunc]
    ) -&gt; <span class="prelude-ty">Result</span>&lt;HashMap&lt;u8,u8&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="kw">let </span>num_msi_vec_enabled = interrupt_handlers.len();
        <span class="kw">if </span>rxq.len() &lt; num_msi_vec_enabled { <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;Not enough rx queues for the interrupts requested&quot;</span>); }
        <span class="comment">// set IVAR reg to enable interrupts for different queues
        // each IVAR register controls 2 RX and 2 TX queues
        </span><span class="kw">let </span>num_queues = num_msi_vec_enabled;
        <span class="kw">let </span>queues_per_ivar_reg = <span class="number">2</span>;
        <span class="kw">let </span>enable_interrupt_rx = <span class="number">0x0080</span>;
        <span class="kw">for </span>queue <span class="kw">in </span><span class="number">0</span>..num_queues {
            <span class="kw">let </span>int_enable = 
                <span class="comment">// an even number queue which means we&#39;ll write to the lower 16 bits
                </span><span class="kw">if </span>queue % queues_per_ivar_reg == <span class="number">0 </span>{
                    (enable_interrupt_rx | queue) <span class="kw">as </span>u32
                }
                <span class="comment">// otherwise we&#39;ll write to the upper 16 bits
                // need to OR with previous value so that we don&#39;t write over a previous queue that&#39;s been enabled
                </span><span class="kw">else </span>{
                    ((enable_interrupt_rx | queue) &lt;&lt; <span class="number">16</span>) <span class="kw">as </span>u32 | regs.ivar[queue / queues_per_ivar_reg].read()
                };
            regs.ivar[queue / queues_per_ivar_reg].write(int_enable); 
            <span class="comment">// debug!(&quot;IVAR: {:#X}&quot;, regs.ivar.reg[queue / queues_per_ivar_reg].read());
        </span>}
        
        <span class="comment">//enable clear on read of EICR and MSI-X mode
        </span><span class="kw">let </span>val = regs.gpie.read();
        regs.gpie.write(val | GPIE_EIMEN | GPIE_MULTIPLE_MSIX | GPIE_PBA_SUPPORT); 
        <span class="comment">// debug!(&quot;GPIE: {:#X}&quot;, regs.gpie.read());

        // set eims bits to enable required interrupt
        // the lower 16 bits are for the 16 receive queue interrupts
        </span><span class="kw">let </span><span class="kw-2">mut </span>val = <span class="number">0</span>;
        <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..num_msi_vec_enabled {
            val |= EIMS_INTERRUPT_ENABLE &lt;&lt; i;
        }
        regs.eims.write(val); 
        <span class="comment">// debug!(&quot;EIMS: {:#X}&quot;, regs.eims.read());

        //enable auto-clear of receive interrupts 
        </span>regs.eiac.write(EIAC_RTXQ_AUTO_CLEAR);

        <span class="comment">//clear eicr 
        </span><span class="kw">let </span>_val = regs.eicr.read();
        <span class="comment">// debug!(&quot;EICR: {:#X}&quot;, val);

        // set the throttling time for each interrupt
        // minimum interrupt interval specified in 2us units
        </span><span class="kw">let </span>interrupt_interval = <span class="number">1</span>; <span class="comment">// 2us
        </span><span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..num_msi_vec_enabled {
            regs.eitr[i].write(interrupt_interval &lt;&lt; EITR_ITR_INTERVAL_SHIFT);
        }

        <span class="kw">let </span><span class="kw-2">mut </span>interrupt_nums = HashMap::with_capacity(num_msi_vec_enabled);

        <span class="comment">// Initialize msi vectors
        </span><span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..num_msi_vec_enabled { 
            <span class="comment">// register an interrupt handler and get an interrupt number that can be used for the msix vector
            </span><span class="kw">let </span>msi_int_num = register_msi_interrupt(interrupt_handlers[i])<span class="question-mark">?</span>;
            interrupt_nums.insert(rxq[i].id, msi_int_num);

            <span class="comment">// find core to redirect interrupt to
            // we assume that the number of msi vectors are equal to the number of rx queues
            // TODO: choose a better default value
            </span><span class="kw">let </span>core_id = rxq[i].cpu_id.unwrap_or(<span class="number">0</span>) <span class="kw">as </span>u32;
            <span class="comment">// unmask the interrupt
            </span>vector_table.msi_vector[i].vector_control.write(MSIX_UNMASK_INT);
            <span class="kw">let </span>lower_addr = vector_table.msi_vector[i].msg_lower_addr.read();
            <span class="comment">// set the core to which this interrupt will be sent
            </span>vector_table.msi_vector[i].msg_lower_addr.write((lower_addr &amp; !MSIX_ADDRESS_BITS) | MSIX_INTERRUPT_REGION | (core_id &lt;&lt; MSIX_DEST_ID_SHIFT)); 
            <span class="comment">//allocate an interrupt to msix vector            
            </span>vector_table.msi_vector[i].msg_data.write(msi_int_num <span class="kw">as </span>u32);
            <span class="comment">// debug!(&quot;Created MSI vector: control: {}, core: {}, int: {}&quot;, vector_table.msi_vector[i].vector_control.read(), core_id, interrupt_nums[i]);
        </span>}

        <span class="prelude-val">Ok</span>(interrupt_nums)
    }

    <span class="doccomment">/// Reads status and clears interrupt
    </span><span class="kw">fn </span>clear_interrupt_status(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.regs1.eicr.read()
    }

    <span class="doccomment">/// Removes `num_queues` Rx queues from this &quot;physical&quot; NIC device and gives up ownership of them.
    /// This function is used when creating a virtual NIC that will own the returned queues.
    </span><span class="kw">fn </span>take_rx_queues_from_physical_nic(
        <span class="kw-2">&amp;mut </span><span class="self">self</span>, 
        num_queues: usize
    ) -&gt; <span class="prelude-ty">Result</span>&lt;Vec&lt;RxQueue&lt;IxgbeRxQueueRegisters, AdvancedRxDescriptor&gt;&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// We always ensure queue 0 is kept for the physical NIC
        </span><span class="kw">if </span>num_queues &gt;= <span class="self">self</span>.rx_queues.len()  {
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;Not enough rx queues for the NIC to remove any&quot;</span>);
        }
        <span class="kw">let </span>start_remove_index = <span class="self">self</span>.rx_queues.len() - num_queues;
        <span class="kw">let </span>queues = <span class="self">self</span>.rx_queues.drain(start_remove_index..).collect(); 
        <span class="prelude-val">Ok</span>(queues)
    }

    <span class="doccomment">/// Removes `num_queues` Tx queues from this &quot;physical&quot; NIC device and gives up ownership of them.
    /// This function is when creating a virtual NIC that will own the returned queues.
    </span><span class="kw">fn </span>take_tx_queues_from_physical_nic(
        <span class="kw-2">&amp;mut </span><span class="self">self</span>, 
        num_queues: usize
    ) -&gt; <span class="prelude-ty">Result</span>&lt;Vec&lt;TxQueue&lt;IxgbeTxQueueRegisters, AdvancedTxDescriptor&gt;&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// We always ensure queue 0 is kept for the physical NIC
        </span><span class="kw">if </span>num_queues &gt;= <span class="self">self</span>.tx_queues.len()  {
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;Not enough tx queues for the NIC to remove any&quot;</span>);
        }
        <span class="kw">let </span>start_remove_index = <span class="self">self</span>.tx_queues.len() - num_queues;
        <span class="kw">let </span>queues = <span class="self">self</span>.tx_queues.drain(start_remove_index..).collect(); 
        <span class="prelude-val">Ok</span>(queues)
    }
}

<span class="doccomment">/// Possible link speeds of the 82599 NIC
</span><span class="attr">#[derive(PartialEq)]
</span><span class="kw">pub enum </span>LinkSpeedMbps {
    LS100 = <span class="number">100</span>,
    LS1000 = <span class="number">1000</span>,
    LS10000 = <span class="number">10000</span>, 
    LSUnknown = <span class="number">0</span>,
}

<span class="kw">impl </span>LinkSpeedMbps {
    <span class="doccomment">/// Converts between a u32 and a LinkSpeedMbps enum.
    /// The u32 number is the value in the links register that represents the link speed.
    </span><span class="kw">fn </span>from_links_register_value(value: u32) -&gt; LinkSpeedMbps {
        <span class="kw">if </span>value == (<span class="number">1 </span>&lt;&lt; <span class="number">28</span>) {
            <span class="self">Self</span>::LS100
        } <span class="kw">else if </span>value == (<span class="number">2 </span>&lt;&lt; <span class="number">28</span>) {
            <span class="self">Self</span>::LS1000
        } <span class="kw">else if </span>value == (<span class="number">3 </span>&lt;&lt; <span class="number">28</span>) {
            <span class="self">Self</span>::LS10000
        } <span class="kw">else </span>{
            <span class="self">Self</span>::LSUnknown
        }
    }
}

<span class="doccomment">/// The set of receive buffer sizes that are accepted by the 82599 device.
</span><span class="attr">#[derive(Copy, Clone)]
</span><span class="kw">pub enum </span>RxBufferSizeKiB {
    Buffer1KiB = <span class="number">1</span>,
    Buffer2KiB = <span class="number">2</span>,
    Buffer3KiB = <span class="number">3</span>,
    Buffer4KiB = <span class="number">4</span>,
    Buffer5KiB = <span class="number">5</span>,
    Buffer6KiB = <span class="number">6</span>,
    Buffer7KiB = <span class="number">7</span>,
    Buffer8KiB = <span class="number">8</span>,
    Buffer9KiB = <span class="number">9</span>,
    Buffer10KiB = <span class="number">10</span>,
    Buffer11KiB = <span class="number">11</span>,
    Buffer12KiB = <span class="number">12</span>,
    Buffer13KiB = <span class="number">13</span>,
    Buffer14KiB = <span class="number">14</span>,
    Buffer15KiB = <span class="number">15</span>,
    Buffer16KiB = <span class="number">16
</span>}

<span class="doccomment">/// Options for the filter protocol used in the 5-tuple filters.
</span><span class="kw">pub enum </span>FilterProtocol {
    Tcp = <span class="number">0</span>,
    Udp = <span class="number">1</span>,
    Sctp = <span class="number">2</span>,
    Other = <span class="number">3
</span>}

<span class="doccomment">/// A helper function to poll the nic receive queues (only for testing purposes).
</span><span class="kw">pub fn </span>rx_poll_mq(qid: usize, nic_id: PciLocation) -&gt; <span class="prelude-ty">Result</span>&lt;ReceivedFrame, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="kw">let </span>nic_ref = get_ixgbe_nic(nic_id)<span class="question-mark">?</span>;
    <span class="kw">let </span><span class="kw-2">mut </span>nic = nic_ref.lock();      
    nic.rx_queues[qid <span class="kw">as </span>usize].poll_queue_and_store_received_packets()<span class="question-mark">?</span>;
    <span class="kw">let </span>frame = nic.rx_queues[qid <span class="kw">as </span>usize].return_frame().ok_or(<span class="string">&quot;no frame&quot;</span>)<span class="question-mark">?</span>;
    <span class="prelude-val">Ok</span>(frame)
}

<span class="doccomment">/// A helper function to send a test packet on a nic transmit queue (only for testing purposes).
</span><span class="kw">pub fn </span>tx_send_mq(qid: usize, nic_id: PciLocation, packet: <span class="prelude-ty">Option</span>&lt;TransmitBuffer&gt;) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="kw">let </span>packet = packet.map(<span class="prelude-val">Ok</span>).unwrap_or_else(|| test_packets::create_dhcp_test_packet())<span class="question-mark">?</span>;
    <span class="kw">let </span>nic_ref = get_ixgbe_nic(nic_id)<span class="question-mark">?</span>;
    <span class="kw">let </span><span class="kw-2">mut </span>nic = nic_ref.lock();  

    nic.tx_queues[qid].send_on_queue(packet);
    <span class="prelude-val">Ok</span>(())
}

<span class="doccomment">/// A generic interrupt handler that can be used for packet reception interrupts for any queue on any ixgbe nic.
/// It returns the interrupt number for the rx queue &#39;qid&#39;.
</span><span class="kw">fn </span>rx_interrupt_handler(qid: u8, nic_id: PciLocation) -&gt; <span class="prelude-ty">Option</span>&lt;u8&gt; {
    <span class="kw">match </span>get_ixgbe_nic(nic_id) {
        <span class="prelude-val">Ok</span>(<span class="kw-2">ref </span>ixgbe_nic_ref) =&gt; {
            <span class="kw">let </span><span class="kw-2">mut </span>ixgbe_nic = ixgbe_nic_ref.lock();
            <span class="kw">let _ </span>= ixgbe_nic.rx_queues[qid <span class="kw">as </span>usize].poll_queue_and_store_received_packets();
            ixgbe_nic.interrupt_num.get(<span class="kw-2">&amp;</span>qid).map(|int| <span class="kw-2">*</span>int)
        }
        <span class="prelude-val">Err</span>(e) =&gt; {
            <span class="macro">error!</span>(<span class="string">&quot;BUG: ixgbe_handler_{}(): {}&quot;</span>, qid, e);
            <span class="prelude-val">None
        </span>}
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="ixgbe" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.67.0-nightly (edf018221 2022-11-02)" ></div></body></html>