// Seed: 2388763123
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input tri1 id_3
);
  assign id_1 = 1;
  type_10(
      1, 1'b0 - 1, 1, 1
  ); type_11(
      1'b0, 1
  );
  logic id_4;
  logic id_5;
  logic id_6;
  type_15 id_7 (
      .id_0(id_3[1 : 1]),
      .id_1(1),
      .id_2(),
      .id_3(~id_6),
      .id_4(1'b0 | 1),
      .id_5(1)
  );
endmodule
