{"Source Block": ["verilog-ethernet/rtl/gmii_phy_if.v@172:182@HdlIdDef", "assign mac_gmii_rx_dv = gmii_rx_dv_reg;\nassign mac_gmii_rx_er = gmii_rx_er_reg;\n\n// register TX data from MAC to PHY\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_txd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_tx_en_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_tx_er_reg = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/gmii_phy_if.v@168:178", "    gmii_rx_er_reg <= phy_gmii_rx_er;\nend\n\nassign mac_gmii_rxd = gmii_rxd_reg;\nassign mac_gmii_rx_dv = gmii_rx_dv_reg;\nassign mac_gmii_rx_er = gmii_rx_er_reg;\n\n// register TX data from MAC to PHY\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_txd_reg = 0;\n(* IOB = \"TRUE\" *)\n"]], "Diff Content": {"Delete": [[177, "reg [7:0] gmii_txd_reg = 0;\n"]], "Add": [[177, "reg [7:0] gmii_txd_reg = 8'd0;\n"]]}}