|DE10_Replica1
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => main_clock:mclk.inclk0
MAX10_CLK1_50 => clock_divider:clk1hz.clk_in
MAX10_CLK1_50 => clock_divider:clk1mhz.clk_in
MAX10_CLK1_50 => clock_divider:clk2mhz.clk_in
MAX10_CLK1_50 => clock_divider:clk5mhz.clk_in
MAX10_CLK1_50 => fractional_clock_divider:uclk.clk_in
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_LDQM <= DRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM <= DRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hexto7seg:h0.seg[0]
HEX0[1] <= hexto7seg:h0.seg[1]
HEX0[2] <= hexto7seg:h0.seg[2]
HEX0[3] <= hexto7seg:h0.seg[3]
HEX0[4] <= hexto7seg:h0.seg[4]
HEX0[5] <= hexto7seg:h0.seg[5]
HEX0[6] <= hexto7seg:h0.seg[6]
HEX0[7] <= hexto7seg:h0.seg[7]
HEX1[0] <= hexto7seg:h1.seg[0]
HEX1[1] <= hexto7seg:h1.seg[1]
HEX1[2] <= hexto7seg:h1.seg[2]
HEX1[3] <= hexto7seg:h1.seg[3]
HEX1[4] <= hexto7seg:h1.seg[4]
HEX1[5] <= hexto7seg:h1.seg[5]
HEX1[6] <= hexto7seg:h1.seg[6]
HEX1[7] <= hexto7seg:h1.seg[7]
HEX2[0] <= hexto7seg:h2.seg[0]
HEX2[1] <= hexto7seg:h2.seg[1]
HEX2[2] <= hexto7seg:h2.seg[2]
HEX2[3] <= hexto7seg:h2.seg[3]
HEX2[4] <= hexto7seg:h2.seg[4]
HEX2[5] <= hexto7seg:h2.seg[5]
HEX2[6] <= hexto7seg:h2.seg[6]
HEX2[7] <= hexto7seg:h2.seg[7]
HEX3[0] <= hexto7seg:h3.seg[0]
HEX3[1] <= hexto7seg:h3.seg[1]
HEX3[2] <= hexto7seg:h3.seg[2]
HEX3[3] <= hexto7seg:h3.seg[3]
HEX3[4] <= hexto7seg:h3.seg[4]
HEX3[5] <= hexto7seg:h3.seg[5]
HEX3[6] <= hexto7seg:h3.seg[6]
HEX3[7] <= hexto7seg:h3.seg[7]
HEX4[0] <= hexto7seg:h4.seg[0]
HEX4[1] <= hexto7seg:h4.seg[1]
HEX4[2] <= hexto7seg:h4.seg[2]
HEX4[3] <= hexto7seg:h4.seg[3]
HEX4[4] <= hexto7seg:h4.seg[4]
HEX4[5] <= hexto7seg:h4.seg[5]
HEX4[6] <= hexto7seg:h4.seg[6]
HEX4[7] <= hexto7seg:h4.seg[7]
HEX5[0] <= hexto7seg:h5.seg[0]
HEX5[1] <= hexto7seg:h5.seg[1]
HEX5[2] <= hexto7seg:h5.seg[2]
HEX5[3] <= hexto7seg:h5.seg[3]
HEX5[4] <= hexto7seg:h5.seg[4]
HEX5[5] <= hexto7seg:h5.seg[5]
HEX5[6] <= hexto7seg:h5.seg[6]
HEX5[7] <= hexto7seg:h5.seg[7]
KEY[0] => cpu_reset_n.IN1
KEY[0] => fractional_clock_divider:uclk.reset_n
KEY[0] => Replica1_CORE:ap1.reset_n
KEY[0] => main_clock:mclk.areset
KEY[1] => debug_clock_button:dbg.debug_btn
LEDR[0] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Equal0.IN2
SW[0] => simple_clock_switch:csw.SW[0]
SW[0] => sw_prev[0].DATAIN
SW[1] => Equal0.IN1
SW[1] => simple_clock_switch:csw.SW[1]
SW[1] => sw_prev[1].DATAIN
SW[2] => Equal0.IN0
SW[2] => simple_clock_switch:csw.SW[2]
SW[2] => sw_prev[2].DATAIN
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_CS_N <= GSENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= GSENSOR_SCLK.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_SDI <> GSENSOR_SDI
GSENSOR_SDO <> GSENSOR_SDO
ARDUINO_IO[1] <> ARDUINO_IO[1]
ARDUINO_IO[3] <> ARDUINO_IO[3]
ARDUINO_IO[4] <> ARDUINO_IO[4]
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> ARDUINO_IO[11]
ARDUINO_IO[13] <> ARDUINO_IO[13]
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_Replica1|hexto7seg:h0
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h1
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h2
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h3
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h4
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h5
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|main_clock:mclk
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|DE10_Replica1|main_clock:mclk|altpll:altpll_component
inclk[0] => main_clock_altpll:auto_generated.inclk[0]
inclk[1] => main_clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => main_clock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= main_clock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE10_Replica1|main_clock:mclk|altpll:altpll_component|main_clock_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|debug_clock_button:dbg
clk_1hz_in => debug_clk.DATAB
debug_btn => debug_clk.OUTPUTSELECT
debug_clk <= debug_clk.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk1hz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => cnt[10].ACLR
reset => cnt[11].ACLR
reset => cnt[12].ACLR
reset => cnt[13].ACLR
reset => cnt[14].ACLR
reset => cnt[15].ACLR
reset => cnt[16].ACLR
reset => cnt[17].ACLR
reset => cnt[18].ACLR
reset => cnt[19].ACLR
reset => cnt[20].ACLR
reset => cnt[21].ACLR
reset => cnt[22].ACLR
reset => cnt[23].ACLR
reset => cnt[24].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => cnt[9].CLK
clk_in => cnt[10].CLK
clk_in => cnt[11].CLK
clk_in => cnt[12].CLK
clk_in => cnt[13].CLK
clk_in => cnt[14].CLK
clk_in => cnt[15].CLK
clk_in => cnt[16].CLK
clk_in => cnt[17].CLK
clk_in => cnt[18].CLK
clk_in => cnt[19].CLK
clk_in => cnt[20].CLK
clk_in => cnt[21].CLK
clk_in => cnt[22].CLK
clk_in => cnt[23].CLK
clk_in => cnt[24].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk1mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk2mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk5mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk10mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk15mhz
reset => clk_out_reg.ACLR
reset => cnt.ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt.CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|simple_clock_switch:csw
clock_debug => Mux0.IN0
clock_1hz => Mux0.IN1
clock_1mhz => Mux0.IN2
clock_2mhz => Mux0.IN3
clock_5mhz => Mux0.IN4
clock_10mhz => Mux0.IN5
clock_15mhz => Mux0.IN6
clock_30mhz => Mux0.IN7
SW[0] => Mux0.IN10
SW[1] => Mux0.IN9
SW[2] => Mux0.IN8
main_clock <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|fractional_clock_divider:uclk
clk_in => clk_i.CLK
clk_in => accumulator[5].CLK
clk_in => accumulator[6].CLK
clk_in => accumulator[7].CLK
clk_in => accumulator[8].CLK
clk_in => accumulator[9].CLK
clk_in => accumulator[10].CLK
clk_in => accumulator[11].CLK
clk_in => accumulator[12].CLK
clk_in => accumulator[13].CLK
clk_in => accumulator[14].CLK
clk_in => accumulator[15].CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
reset_n => clk_i.ACLR
reset_n => accumulator[5].ACLR
reset_n => accumulator[6].ACLR
reset_n => accumulator[7].ACLR
reset_n => accumulator[8].ACLR
reset_n => accumulator[9].ACLR
reset_n => accumulator[10].ACLR
reset_n => accumulator[11].ACLR
reset_n => accumulator[12].ACLR
reset_n => accumulator[13].ACLR
reset_n => accumulator[14].ACLR
reset_n => accumulator[15].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => counter[10].ACLR
reset_n => counter[11].ACLR
reset_n => counter[12].ACLR
reset_n => counter[13].ACLR
reset_n => counter[14].ACLR
reset_n => counter[15].ACLR
clk_out <= clk_i.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1
main_clk => CPU_65XX:gen_cpu0:cpu.main_clk
serial_clk => PIA_UART:pia.serial_clk
reset_n => ~NO_FANOUT~
cpu_reset_n => CPU_65XX:gen_cpu0:cpu.reset_n
cpu_reset_n => PIA_UART:pia.reset_n
cpu_reset_n => mspi_iface:gen_mspi:mspi.reset_n
cpu_reset_n => simple_timer:gen_timer:timer.reset_n
bus_phi2 <= CPU_65XX:gen_cpu0:cpu.phi2
bus_address[0] <= CPU_65XX:gen_cpu0:cpu.addr[0]
bus_address[1] <= CPU_65XX:gen_cpu0:cpu.addr[1]
bus_address[2] <= CPU_65XX:gen_cpu0:cpu.addr[2]
bus_address[3] <= CPU_65XX:gen_cpu0:cpu.addr[3]
bus_address[4] <= CPU_65XX:gen_cpu0:cpu.addr[4]
bus_address[5] <= CPU_65XX:gen_cpu0:cpu.addr[5]
bus_address[6] <= CPU_65XX:gen_cpu0:cpu.addr[6]
bus_address[7] <= CPU_65XX:gen_cpu0:cpu.addr[7]
bus_address[8] <= CPU_65XX:gen_cpu0:cpu.addr[8]
bus_address[9] <= CPU_65XX:gen_cpu0:cpu.addr[9]
bus_address[10] <= CPU_65XX:gen_cpu0:cpu.addr[10]
bus_address[11] <= CPU_65XX:gen_cpu0:cpu.addr[11]
bus_address[12] <= CPU_65XX:gen_cpu0:cpu.addr[12]
bus_address[13] <= CPU_65XX:gen_cpu0:cpu.addr[13]
bus_address[14] <= CPU_65XX:gen_cpu0:cpu.addr[14]
bus_address[15] <= CPU_65XX:gen_cpu0:cpu.addr[15]
bus_data[0] <= data_bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus_data[1] <= data_bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus_data[2] <= data_bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus_data[3] <= data_bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus_data[4] <= data_bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus_data[5] <= data_bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus_data[6] <= data_bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus_data[7] <= data_bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus_rw <= CPU_65XX:gen_cpu0:cpu.rw
ext_ram_cs_n <= ram_cs_n.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_data[0] => data_bus.DATAB
ext_ram_data[1] => data_bus.DATAB
ext_ram_data[2] => data_bus.DATAB
ext_ram_data[3] => data_bus.DATAB
ext_ram_data[4] => data_bus.DATAB
ext_ram_data[5] => data_bus.DATAB
ext_ram_data[6] => data_bus.DATAB
ext_ram_data[7] => data_bus.DATAB
uart_rx => PIA_UART:pia.rx
uart_tx <= PIA_UART:pia.tx
spi_cs <= mspi_iface:gen_mspi:mspi.spi_cs_n
spi_sck <= mspi_iface:gen_mspi:mspi.spi_sck
spi_mosi <= mspi_iface:gen_mspi:mspi.spi_mosi
spi_miso => mspi_iface:gen_mspi:mspi.spi_miso
tape_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
tape_in => ~NO_FANOUT~


|DE10_Replica1|Replica1_CORE:ap1|CPU_65XX:\gen_cpu0:cpu
main_clk => clock_divider:clk.clk_in
main_clk => cpu65xx:cpu65xx_inst.clk
reset_n => cpu65xx:cpu65xx_inst.reset
phi2 <= clock_divider:clk.clk_out
rw <= cpu65xx:cpu65xx_inst.we
vma <= <VCC>
sync <= <GND>
addr[0] <= cpu65xx:cpu65xx_inst.addr[0]
addr[1] <= cpu65xx:cpu65xx_inst.addr[1]
addr[2] <= cpu65xx:cpu65xx_inst.addr[2]
addr[3] <= cpu65xx:cpu65xx_inst.addr[3]
addr[4] <= cpu65xx:cpu65xx_inst.addr[4]
addr[5] <= cpu65xx:cpu65xx_inst.addr[5]
addr[6] <= cpu65xx:cpu65xx_inst.addr[6]
addr[7] <= cpu65xx:cpu65xx_inst.addr[7]
addr[8] <= cpu65xx:cpu65xx_inst.addr[8]
addr[9] <= cpu65xx:cpu65xx_inst.addr[9]
addr[10] <= cpu65xx:cpu65xx_inst.addr[10]
addr[11] <= cpu65xx:cpu65xx_inst.addr[11]
addr[12] <= cpu65xx:cpu65xx_inst.addr[12]
addr[13] <= cpu65xx:cpu65xx_inst.addr[13]
addr[14] <= cpu65xx:cpu65xx_inst.addr[14]
addr[15] <= cpu65xx:cpu65xx_inst.addr[15]
data_in[0] => cpu65xx:cpu65xx_inst.di[0]
data_in[1] => cpu65xx:cpu65xx_inst.di[1]
data_in[2] => cpu65xx:cpu65xx_inst.di[2]
data_in[3] => cpu65xx:cpu65xx_inst.di[3]
data_in[4] => cpu65xx:cpu65xx_inst.di[4]
data_in[5] => cpu65xx:cpu65xx_inst.di[5]
data_in[6] => cpu65xx:cpu65xx_inst.di[6]
data_in[7] => cpu65xx:cpu65xx_inst.di[7]
data_out[0] <= cpu65xx:cpu65xx_inst.do[0]
data_out[1] <= cpu65xx:cpu65xx_inst.do[1]
data_out[2] <= cpu65xx:cpu65xx_inst.do[2]
data_out[3] <= cpu65xx:cpu65xx_inst.do[3]
data_out[4] <= cpu65xx:cpu65xx_inst.do[4]
data_out[5] <= cpu65xx:cpu65xx_inst.do[5]
data_out[6] <= cpu65xx:cpu65xx_inst.do[6]
data_out[7] <= cpu65xx:cpu65xx_inst.do[7]
nmi_n => cpu65xx:cpu65xx_inst.nmi_n
irq_n => cpu65xx:cpu65xx_inst.irq_n
so_n => cpu65xx:cpu65xx_inst.so_n


|DE10_Replica1|Replica1_CORE:ap1|CPU_65XX:\gen_cpu0:cpu|clock_divider:clk
reset => clk_out_reg.ACLR
reset => cnt.ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt.CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|CPU_65XX:\gen_cpu0:cpu|cpu65xx:cpu65xx_inst
clk => myAddr[0].CLK
clk => myAddr[1].CLK
clk => myAddr[2].CLK
clk => myAddr[3].CLK
clk => myAddr[4].CLK
clk => myAddr[5].CLK
clk => myAddr[6].CLK
clk => myAddr[7].CLK
clk => myAddr[8].CLK
clk => myAddr[9].CLK
clk => myAddr[10].CLK
clk => myAddr[11].CLK
clk => myAddr[12].CLK
clk => myAddr[13].CLK
clk => myAddr[14].CLK
clk => myAddr[15].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => theWe.CLK
clk => doReg[0].CLK
clk => doReg[1].CLK
clk => doReg[2].CLK
clk => doReg[3].CLK
clk => doReg[4].CLK
clk => doReg[5].CLK
clk => doReg[6].CLK
clk => doReg[7].CLK
clk => S[0].CLK
clk => S[1].CLK
clk => S[2].CLK
clk => S[3].CLK
clk => S[4].CLK
clk => S[5].CLK
clk => S[6].CLK
clk => S[7].CLK
clk => N.CLK
clk => soReg.CLK
clk => V.CLK
clk => D.CLK
clk => I.CLK
clk => Z.CLK
clk => C.CLK
clk => Y[0].CLK
clk => Y[1].CLK
clk => Y[2].CLK
clk => Y[3].CLK
clk => Y[4].CLK
clk => Y[5].CLK
clk => Y[6].CLK
clk => Y[7].CLK
clk => X[0].CLK
clk => X[1].CLK
clk => X[2].CLK
clk => X[3].CLK
clk => X[4].CLK
clk => X[5].CLK
clk => X[6].CLK
clk => X[7].CLK
clk => A[0].CLK
clk => A[1].CLK
clk => A[2].CLK
clk => A[3].CLK
clk => A[4].CLK
clk => A[5].CLK
clk => A[6].CLK
clk => A[7].CLK
clk => T[0].CLK
clk => T[1].CLK
clk => T[2].CLK
clk => T[3].CLK
clk => T[4].CLK
clk => T[5].CLK
clk => T[6].CLK
clk => T[7].CLK
clk => theOpcode[0].CLK
clk => theOpcode[1].CLK
clk => theOpcode[2].CLK
clk => theOpcode[3].CLK
clk => theOpcode[4].CLK
clk => theOpcode[5].CLK
clk => theOpcode[6].CLK
clk => theOpcode[7].CLK
clk => irqActive.CLK
clk => opcInfo[43].CLK
clk => opcInfo[42].CLK
clk => opcInfo[41].CLK
clk => opcInfo[40].CLK
clk => opcInfo[39].CLK
clk => opcInfo[38].CLK
clk => opcInfo[37].CLK
clk => opcInfo[36].CLK
clk => opcInfo[35].CLK
clk => opcInfo[34].CLK
clk => opcInfo[33].CLK
clk => opcInfo[32].CLK
clk => opcInfo[31].CLK
clk => opcInfo[30].CLK
clk => opcInfo[29].CLK
clk => opcInfo[28].CLK
clk => opcInfo[27].CLK
clk => opcInfo[26].CLK
clk => opcInfo[25].CLK
clk => opcInfo[24].CLK
clk => opcInfo[23].CLK
clk => opcInfo[22].CLK
clk => opcInfo[21].CLK
clk => opcInfo[20].CLK
clk => opcInfo[19].CLK
clk => opcInfo[18].CLK
clk => opcInfo[17].CLK
clk => opcInfo[16].CLK
clk => opcInfo[15].CLK
clk => opcInfo[14].CLK
clk => opcInfo[13].CLK
clk => opcInfo[12].CLK
clk => opcInfo[11].CLK
clk => opcInfo[10].CLK
clk => opcInfo[9].CLK
clk => opcInfo[8].CLK
clk => opcInfo[7].CLK
clk => opcInfo[6].CLK
clk => opcInfo[5].CLK
clk => opcInfo[4].CLK
clk => opcInfo[3].CLK
clk => opcInfo[2].CLK
clk => opcInfo[1].CLK
clk => opcInfo[0].CLK
clk => processIrq.CLK
clk => nmiEdge.CLK
clk => irqReg.CLK
clk => nmiReg.CLK
clk => theCpuCycle~17.DATAIN
enable => updateRegisters.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => V.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => doReg[4].ENA
enable => doReg[3].ENA
enable => doReg[2].ENA
enable => doReg[1].ENA
enable => PC[15].ENA
enable => PC[14].ENA
enable => PC[13].ENA
enable => PC[12].ENA
enable => PC[11].ENA
enable => PC[10].ENA
enable => PC[9].ENA
enable => PC[8].ENA
enable => PC[7].ENA
enable => PC[6].ENA
enable => PC[5].ENA
enable => PC[4].ENA
enable => PC[3].ENA
enable => PC[2].ENA
enable => PC[1].ENA
enable => myAddr[15].ENA
enable => processIrq.ENA
enable => opcInfo[43].ENA
enable => theOpcode[0].ENA
enable => myAddr[14].ENA
enable => myAddr[13].ENA
enable => myAddr[12].ENA
enable => myAddr[11].ENA
enable => myAddr[10].ENA
enable => T[0].ENA
enable => soReg.ENA
enable => myAddr[9].ENA
enable => myAddr[8].ENA
enable => myAddr[7].ENA
enable => myAddr[6].ENA
enable => doReg[0].ENA
enable => myAddr[5].ENA
enable => theWe.ENA
enable => myAddr[4].ENA
enable => myAddr[3].ENA
enable => myAddr[2].ENA
enable => myAddr[1].ENA
enable => myAddr[0].ENA
enable => PC[0].ENA
enable => doReg[5].ENA
enable => doReg[6].ENA
enable => doReg[7].ENA
enable => T[1].ENA
enable => T[2].ENA
enable => T[3].ENA
enable => T[4].ENA
enable => T[5].ENA
enable => T[6].ENA
enable => T[7].ENA
enable => theOpcode[1].ENA
enable => theOpcode[2].ENA
enable => theOpcode[3].ENA
enable => theOpcode[4].ENA
enable => theOpcode[5].ENA
enable => theOpcode[6].ENA
enable => theOpcode[7].ENA
enable => irqActive.ENA
enable => opcInfo[42].ENA
enable => opcInfo[41].ENA
enable => opcInfo[40].ENA
enable => opcInfo[39].ENA
enable => opcInfo[38].ENA
enable => opcInfo[37].ENA
enable => opcInfo[36].ENA
enable => opcInfo[35].ENA
enable => opcInfo[34].ENA
enable => opcInfo[33].ENA
enable => opcInfo[32].ENA
enable => opcInfo[31].ENA
enable => opcInfo[30].ENA
enable => opcInfo[29].ENA
enable => opcInfo[28].ENA
enable => opcInfo[27].ENA
enable => opcInfo[26].ENA
enable => opcInfo[25].ENA
enable => opcInfo[24].ENA
enable => opcInfo[23].ENA
enable => opcInfo[22].ENA
enable => opcInfo[21].ENA
enable => opcInfo[20].ENA
enable => opcInfo[19].ENA
enable => opcInfo[18].ENA
enable => opcInfo[17].ENA
enable => opcInfo[16].ENA
enable => opcInfo[15].ENA
enable => opcInfo[14].ENA
enable => opcInfo[13].ENA
enable => opcInfo[12].ENA
enable => opcInfo[11].ENA
enable => opcInfo[10].ENA
enable => opcInfo[9].ENA
enable => opcInfo[8].ENA
enable => opcInfo[7].ENA
enable => opcInfo[6].ENA
enable => opcInfo[5].ENA
enable => opcInfo[4].ENA
enable => opcInfo[3].ENA
enable => opcInfo[2].ENA
enable => opcInfo[1].ENA
enable => opcInfo[0].ENA
enable => nmiEdge.ENA
enable => irqReg.ENA
enable => nmiReg.ENA
reset => calcInterrupt.IN0
reset => \calcNextOpcode:myNextOpcode[7].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[6].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[5].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[4].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[3].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[2].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[1].OUTPUTSELECT
reset => nextOpcInfo[41].OUTPUTSELECT
reset => calcOpcInfo.IN0
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => nextAddr.nextAddrHold.OUTPUTSELECT
reset => nextAddr.nextAddrIncr.OUTPUTSELECT
reset => nextAddr.nextAddrIncrL.OUTPUTSELECT
reset => nextAddr.nextAddrIncrH.OUTPUTSELECT
reset => nextAddr.nextAddrDecrH.OUTPUTSELECT
reset => nextAddr.nextAddrPc.OUTPUTSELECT
reset => nextAddr.nextAddrIrq.OUTPUTSELECT
reset => nextAddr.nextAddrAbs.OUTPUTSELECT
reset => nextAddr.nextAddrAbsIndexed.OUTPUTSELECT
reset => nextAddr.nextAddrZeroPage.OUTPUTSELECT
reset => nextAddr.nextAddrZPIndexed.OUTPUTSELECT
reset => nextAddr.nextAddrStack.OUTPUTSELECT
reset => nextAddr.nextAddrRelative.OUTPUTSELECT
reset => nextAddr.nextAddrReset.IN0
nmi_n => nmiEdge.DATAB
nmi_n => calcInterrupt.IN1
irq_n => irqReg.DATAB
so_n => process_19.IN1
so_n => soReg.DATAIN
di[0] => myNextOpcode.DATAA
di[0] => T.DATAB
di[0] => Selector17.IN4
di[0] => Selector26.IN3
di[0] => Selector59.IN6
di[0] => Selector67.IN5
di[1] => myNextOpcode.DATAA
di[1] => T.DATAB
di[1] => Selector16.IN4
di[1] => Selector25.IN3
di[1] => Selector58.IN6
di[1] => Selector66.IN5
di[2] => myNextOpcode.DATAA
di[2] => T.DATAB
di[2] => Selector15.IN4
di[2] => Selector24.IN3
di[2] => Selector57.IN6
di[2] => Selector65.IN4
di[3] => myNextOpcode.DATAA
di[3] => T.DATAB
di[3] => Selector14.IN4
di[3] => Selector23.IN3
di[3] => Selector56.IN6
di[3] => Selector64.IN5
di[4] => myNextOpcode.DATAA
di[4] => T.DATAB
di[4] => Selector13.IN4
di[4] => Selector22.IN3
di[4] => Selector55.IN6
di[4] => Selector63.IN5
di[5] => myNextOpcode.DATAA
di[5] => T.DATAB
di[5] => Selector12.IN4
di[5] => Selector21.IN3
di[5] => Selector54.IN6
di[5] => Selector62.IN5
di[6] => myNextOpcode.DATAA
di[6] => T.DATAB
di[6] => Selector11.IN4
di[6] => Selector20.IN3
di[6] => Selector53.IN6
di[6] => Selector61.IN5
di[7] => myNextOpcode.DATAA
di[7] => T.DATAB
di[7] => Selector10.IN4
di[7] => Selector19.IN3
di[7] => Selector52.IN6
di[7] => Selector60.IN5
do[0] <= doReg[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= doReg[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= doReg[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= doReg[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= doReg[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= doReg[5].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= doReg[6].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= doReg[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= myAddr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= myAddr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= myAddr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= myAddr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= myAddr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= myAddr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= myAddr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= myAddr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= myAddr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= myAddr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= myAddr[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= myAddr[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= myAddr[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= myAddr[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= myAddr[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= myAddr[15].DB_MAX_OUTPUT_PORT_TYPE
we <= theWe.DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[0] <= theOpcode[0].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[1] <= theOpcode[1].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[2] <= theOpcode[2].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[3] <= theOpcode[3].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[4] <= theOpcode[4].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[5] <= theOpcode[5].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[6] <= theOpcode[6].DB_MAX_OUTPUT_PORT_TYPE
debugOpcode[7] <= theOpcode[7].DB_MAX_OUTPUT_PORT_TYPE
debugPc[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
debugPc[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
debugPc[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
debugPc[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
debugPc[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
debugPc[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
debugPc[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
debugPc[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
debugPc[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
debugPc[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
debugPc[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
debugPc[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
debugPc[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
debugPc[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
debugPc[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
debugPc[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
debugA[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
debugA[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
debugA[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
debugA[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
debugA[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
debugA[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
debugA[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
debugA[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
debugX[0] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
debugX[1] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
debugX[2] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
debugX[3] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
debugX[4] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
debugX[5] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
debugX[6] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
debugX[7] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
debugY[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
debugY[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
debugY[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
debugY[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
debugY[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
debugY[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
debugY[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
debugY[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
debugS[0] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
debugS[1] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
debugS[2] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
debugS[3] <= S[3].DB_MAX_OUTPUT_PORT_TYPE
debugS[4] <= S[4].DB_MAX_OUTPUT_PORT_TYPE
debugS[5] <= S[5].DB_MAX_OUTPUT_PORT_TYPE
debugS[6] <= S[6].DB_MAX_OUTPUT_PORT_TYPE
debugS[7] <= S[7].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|BASIC:\basic65:rom
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
cs_n => data_out[0]~reg0.ENA
cs_n => data_out[1]~reg0.ENA
cs_n => data_out[2]~reg0.ENA
cs_n => data_out[3]~reg0.ENA
cs_n => data_out[4]~reg0.ENA
cs_n => data_out[5]~reg0.ENA
cs_n => data_out[6]~reg0.ENA
cs_n => data_out[7]~reg0.ENA
address[0] => rom.RADDR
address[1] => rom.RADDR1
address[2] => rom.RADDR2
address[3] => rom.RADDR3
address[4] => rom.RADDR4
address[5] => rom.RADDR5
address[6] => rom.RADDR6
address[7] => rom.RADDR7
address[8] => rom.RADDR8
address[9] => rom.RADDR9
address[10] => rom.RADDR10
address[11] => rom.RADDR11
address[12] => rom.RADDR12
address[13] => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => tx_done.CLK
clock => tx_strobe_n.CLK
clock => crb[0].CLK
clock => crb[1].CLK
clock => crb[2].CLK
clock => crb[3].CLK
clock => crb[4].CLK
clock => crb[5].CLK
clock => crb[6].CLK
clock => crb[7].CLK
clock => cra[0].CLK
clock => cra[1].CLK
clock => cra[2].CLK
clock => cra[3].CLK
clock => cra[4].CLK
clock => cra[5].CLK
clock => ddrb[0].CLK
clock => ddrb[1].CLK
clock => ddrb[2].CLK
clock => ddrb[3].CLK
clock => ddrb[4].CLK
clock => ddrb[5].CLK
clock => ddrb[6].CLK
clock => ddrb[7].CLK
clock => ddra[0].CLK
clock => ddra[1].CLK
clock => ddra[2].CLK
clock => ddra[3].CLK
clock => ddra[4].CLK
clock => ddra[5].CLK
clock => ddra[6].CLK
clock => ddra[7].CLK
clock => tx_data[0].CLK
clock => tx_data[1].CLK
clock => tx_data[2].CLK
clock => tx_data[3].CLK
clock => tx_data[4].CLK
clock => tx_data[5].CLK
clock => tx_data[6].CLK
clock => tx_data[7].CLK
clock => kbd_data[0].CLK
clock => kbd_data[1].CLK
clock => kbd_data[2].CLK
clock => kbd_data[3].CLK
clock => kbd_data[4].CLK
clock => kbd_data[5].CLK
clock => kbd_data[6].CLK
clock => kbd_data[7].CLK
clock => kbd_ready.CLK
clock => rx_strobe_prev.CLK
clock => rx_strobe_sync[0].CLK
clock => rx_strobe_sync[1].CLK
clock => rx_strobe_sync[2].CLK
serial_clk => uart_send:send.clk
serial_clk => uart_receive:recv.clk
reset_n => tx_done.ACLR
reset_n => tx_strobe_n.PRESET
reset_n => crb[0].ACLR
reset_n => crb[1].ACLR
reset_n => crb[2].ACLR
reset_n => crb[3].ACLR
reset_n => crb[4].ACLR
reset_n => crb[5].ACLR
reset_n => crb[6].ACLR
reset_n => crb[7].ACLR
reset_n => cra[0].ACLR
reset_n => cra[1].ACLR
reset_n => cra[2].ACLR
reset_n => cra[3].ACLR
reset_n => cra[4].ACLR
reset_n => cra[5].ACLR
reset_n => ddrb[0].ACLR
reset_n => ddrb[1].ACLR
reset_n => ddrb[2].ACLR
reset_n => ddrb[3].ACLR
reset_n => ddrb[4].ACLR
reset_n => ddrb[5].ACLR
reset_n => ddrb[6].ACLR
reset_n => ddrb[7].ACLR
reset_n => ddra[0].ACLR
reset_n => ddra[1].ACLR
reset_n => ddra[2].ACLR
reset_n => ddra[3].ACLR
reset_n => ddra[4].ACLR
reset_n => ddra[5].ACLR
reset_n => ddra[6].ACLR
reset_n => ddra[7].ACLR
reset_n => tx_data[0].ACLR
reset_n => tx_data[1].ACLR
reset_n => tx_data[2].ACLR
reset_n => tx_data[3].ACLR
reset_n => tx_data[4].ACLR
reset_n => tx_data[5].ACLR
reset_n => tx_data[6].ACLR
reset_n => tx_data[7].ACLR
reset_n => kbd_data[0].ACLR
reset_n => kbd_data[1].ACLR
reset_n => kbd_data[2].ACLR
reset_n => kbd_data[3].ACLR
reset_n => kbd_data[4].ACLR
reset_n => kbd_data[5].ACLR
reset_n => kbd_data[6].ACLR
reset_n => kbd_data[7].ACLR
reset_n => kbd_ready.ACLR
reset_n => rx_strobe_prev.PRESET
reset_n => rx_strobe_sync[0].PRESET
reset_n => rx_strobe_sync[1].PRESET
reset_n => rx_strobe_sync[2].PRESET
reset_n => data_out[0]~reg0.ENA
reset_n => data_out[7]~reg0.ENA
reset_n => data_out[6]~reg0.ENA
reset_n => data_out[5]~reg0.ENA
reset_n => data_out[4]~reg0.ENA
reset_n => data_out[3]~reg0.ENA
reset_n => data_out[2]~reg0.ENA
reset_n => data_out[1]~reg0.ENA
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => tx_strobe_n.OUTPUTSELECT
cs_n => process_0.IN1
cs_n => tx_data[7].ENA
cs_n => tx_data[6].ENA
cs_n => tx_data[5].ENA
cs_n => tx_data[4].ENA
cs_n => tx_data[3].ENA
cs_n => tx_data[2].ENA
cs_n => tx_data[1].ENA
cs_n => tx_data[0].ENA
cs_n => ddra[7].ENA
cs_n => ddra[6].ENA
cs_n => ddra[5].ENA
cs_n => ddra[4].ENA
cs_n => ddra[3].ENA
cs_n => ddra[2].ENA
cs_n => ddra[1].ENA
cs_n => ddra[0].ENA
cs_n => ddrb[7].ENA
cs_n => ddrb[6].ENA
cs_n => ddrb[5].ENA
cs_n => ddrb[4].ENA
cs_n => ddrb[3].ENA
cs_n => ddrb[2].ENA
cs_n => ddrb[1].ENA
cs_n => ddrb[0].ENA
cs_n => cra[5].ENA
cs_n => cra[4].ENA
cs_n => cra[3].ENA
cs_n => cra[2].ENA
cs_n => cra[1].ENA
cs_n => cra[0].ENA
cs_n => crb[7].ENA
cs_n => crb[6].ENA
cs_n => crb[5].ENA
cs_n => crb[4].ENA
cs_n => crb[3].ENA
cs_n => crb[2].ENA
cs_n => crb[1].ENA
cs_n => crb[0].ENA
rw => process_0.IN1
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_strobe_n.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
address[0] => Equal0.IN3
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN5
address[0] => Mux9.IN5
address[0] => Mux10.IN5
address[0] => Mux11.IN5
address[0] => Mux12.IN5
address[0] => Mux13.IN5
address[0] => Mux14.IN5
address[0] => Mux15.IN5
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN5
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[1] => Equal0.IN2
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN4
address[1] => Mux9.IN4
address[1] => Mux10.IN4
address[1] => Mux11.IN4
address[1] => Mux12.IN4
address[1] => Mux13.IN4
address[1] => Mux14.IN4
address[1] => Mux15.IN4
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN4
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
data_in[0] => ddra.DATAB
data_in[0] => cra.DATAB
data_in[0] => ddrb.DATAB
data_in[0] => tx_data.DATAA
data_in[0] => crb.DATAB
data_in[1] => ddra.DATAB
data_in[1] => cra.DATAB
data_in[1] => ddrb.DATAB
data_in[1] => tx_data.DATAA
data_in[1] => crb.DATAB
data_in[2] => ddra.DATAB
data_in[2] => cra.DATAB
data_in[2] => ddrb.DATAB
data_in[2] => tx_data.DATAA
data_in[2] => crb.DATAB
data_in[3] => ddra.DATAB
data_in[3] => cra.DATAB
data_in[3] => ddrb.DATAB
data_in[3] => tx_data.DATAA
data_in[3] => crb.DATAB
data_in[4] => ddra.DATAB
data_in[4] => cra.DATAB
data_in[4] => ddrb.DATAB
data_in[4] => tx_data.DATAA
data_in[4] => crb.DATAB
data_in[5] => ddra.DATAB
data_in[5] => cra.DATAB
data_in[5] => ddrb.DATAB
data_in[5] => tx_data.DATAA
data_in[5] => crb.DATAB
data_in[6] => ddra.DATAB
data_in[6] => ddrb.DATAB
data_in[6] => tx_data.DATAA
data_in[6] => crb.DATAB
data_in[7] => ddra.DATAB
data_in[7] => ddrb.DATAB
data_in[7] => crb.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => uart_receive:recv.rx
tx <= uart_send:send.tx


|DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send
clk => byte[0].CLK
clk => byte[1].CLK
clk => byte[2].CLK
clk => byte[3].CLK
clk => byte[4].CLK
clk => byte[5].CLK
clk => byte[6].CLK
clk => byte[7].CLK
clk => busy~reg0.CLK
clk => bitno[0].CLK
clk => bitno[1].CLK
clk => bitno[2].CLK
clk => clocks[0].CLK
clk => clocks[1].CLK
clk => clocks[2].CLK
clk => clocks[3].CLK
clk => tx~reg0.CLK
clk => uart_state~5.DATAIN
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => busy.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => byte.DATAB
data_in[1] => byte.DATAB
data_in[2] => byte.DATAB
data_in[3] => byte.DATAB
data_in[4] => byte.DATAB
data_in[5] => byte.DATAB
data_in[6] => byte.DATAB
data_in[7] => byte.DATAB


|DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv
clk => byte[0].CLK
clk => byte[1].CLK
clk => byte[2].CLK
clk => byte[3].CLK
clk => byte[4].CLK
clk => byte[5].CLK
clk => byte[6].CLK
clk => byte[7].CLK
clk => bitno[0].CLK
clk => bitno[1].CLK
clk => bitno[2].CLK
clk => clocks[0].CLK
clk => clocks[1].CLK
clk => clocks[2].CLK
clk => clocks[3].CLK
clk => stretch[0].CLK
clk => stretch[1].CLK
clk => stretch[2].CLK
clk => strobe_n~reg0.CLK
clk => rxd.CLK
clk => r.CLK
clk => uart_state~6.DATAIN
rx => r.DATAIN
strobe_n <= strobe_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= byte[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= byte[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= byte[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= byte[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= byte[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= byte[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= byte[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= byte[7].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|mspi_iface:\gen_mspi:mspi
phi2 => data_out[0]~reg0.CLK
phi2 => data_out[1]~reg0.CLK
phi2 => data_out[2]~reg0.CLK
phi2 => data_out[3]~reg0.CLK
phi2 => data_out[4]~reg0.CLK
phi2 => data_out[5]~reg0.CLK
phi2 => data_out[6]~reg0.CLK
phi2 => data_out[7]~reg0.CLK
phi2 => spi_data_in[0].CLK
phi2 => spi_data_in[1].CLK
phi2 => spi_data_in[2].CLK
phi2 => spi_data_in[3].CLK
phi2 => spi_data_in[4].CLK
phi2 => spi_data_in[5].CLK
phi2 => spi_data_in[6].CLK
phi2 => spi_data_in[7].CLK
phi2 => spi_divider[0].CLK
phi2 => spi_divider[1].CLK
phi2 => spi_divider[2].CLK
phi2 => spi_divider[3].CLK
phi2 => spi_divider[4].CLK
phi2 => spi_divider[5].CLK
phi2 => spi_divider[6].CLK
phi2 => spi_divider[7].CLK
phi2 => cpha.CLK
phi2 => cpol.CLK
phi2 => spi_start.CLK
phi2 => spi_enable.CLK
phi2 => spi_done.CLK
phi2 => spi_busy_last.CLK
phi2 => data_ready.CLK
phi2 => spi_req.CLK
phi2 => data_out_reg[0].CLK
phi2 => data_out_reg[1].CLK
phi2 => data_out_reg[2].CLK
phi2 => data_out_reg[3].CLK
phi2 => data_out_reg[4].CLK
phi2 => data_out_reg[5].CLK
phi2 => data_out_reg[6].CLK
phi2 => data_out_reg[7].CLK
phi2 => data_in_reg[0].CLK
phi2 => data_in_reg[1].CLK
phi2 => data_in_reg[2].CLK
phi2 => data_in_reg[3].CLK
phi2 => data_in_reg[4].CLK
phi2 => data_in_reg[5].CLK
phi2 => data_in_reg[6].CLK
phi2 => data_in_reg[7].CLK
reset_n => spi_master:SPI.reset_n
reset_n => spi_divider[0].PRESET
reset_n => spi_divider[1].PRESET
reset_n => spi_divider[2].PRESET
reset_n => spi_divider[3].PRESET
reset_n => spi_divider[4].PRESET
reset_n => spi_divider[5].PRESET
reset_n => spi_divider[6].PRESET
reset_n => spi_divider[7].PRESET
reset_n => cpha.ACLR
reset_n => cpol.ACLR
reset_n => spi_start.ACLR
reset_n => spi_enable.ACLR
reset_n => spi_done.PRESET
reset_n => spi_busy_last.PRESET
reset_n => data_ready.ACLR
reset_n => spi_req.PRESET
reset_n => data_out_reg[0].ACLR
reset_n => data_out_reg[1].ACLR
reset_n => data_out_reg[2].ACLR
reset_n => data_out_reg[3].ACLR
reset_n => data_out_reg[4].ACLR
reset_n => data_out_reg[5].ACLR
reset_n => data_out_reg[6].ACLR
reset_n => data_out_reg[7].ACLR
reset_n => data_in_reg[0].ACLR
reset_n => data_in_reg[1].ACLR
reset_n => data_in_reg[2].ACLR
reset_n => data_in_reg[3].ACLR
reset_n => data_in_reg[4].ACLR
reset_n => data_in_reg[5].ACLR
reset_n => data_in_reg[6].ACLR
reset_n => data_in_reg[7].ACLR
reset_n => spi_data_in[7].ENA
reset_n => spi_data_in[6].ENA
reset_n => spi_data_in[5].ENA
reset_n => spi_data_in[4].ENA
reset_n => spi_data_in[3].ENA
reset_n => spi_data_in[2].ENA
reset_n => spi_data_in[1].ENA
reset_n => spi_data_in[0].ENA
reset_n => data_out[7]~reg0.ENA
reset_n => data_out[6]~reg0.ENA
reset_n => data_out[5]~reg0.ENA
reset_n => data_out[4]~reg0.ENA
reset_n => data_out[3]~reg0.ENA
reset_n => data_out[2]~reg0.ENA
reset_n => data_out[1]~reg0.ENA
reset_n => data_out[0]~reg0.ENA
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => spi_start.OUTPUTSELECT
cs_n => data_ready.OUTPUTSELECT
cs_n => data_in_reg[7].ENA
cs_n => data_in_reg[6].ENA
cs_n => data_in_reg[5].ENA
cs_n => data_in_reg[4].ENA
cs_n => data_in_reg[3].ENA
cs_n => data_in_reg[2].ENA
cs_n => data_in_reg[1].ENA
cs_n => data_in_reg[0].ENA
cs_n => spi_enable.ENA
cs_n => cpol.ENA
cs_n => cpha.ENA
cs_n => spi_divider[7].ENA
cs_n => spi_divider[6].ENA
cs_n => spi_divider[5].ENA
cs_n => spi_divider[4].ENA
cs_n => spi_divider[3].ENA
cs_n => spi_divider[2].ENA
cs_n => spi_divider[1].ENA
cs_n => spi_divider[0].ENA
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => spi_divider.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => data_in_reg.OUTPUTSELECT
rw => spi_start.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => cpol.OUTPUTSELECT
rw => cpha.OUTPUTSELECT
rw => spi_enable.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN5
address[0] => Mux4.IN5
address[0] => Mux5.IN5
address[0] => Mux6.IN5
address[0] => Mux7.IN5
address[0] => Mux8.IN5
address[0] => Mux9.IN5
address[0] => Mux10.IN5
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN5
address[0] => Mux20.IN5
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN4
address[1] => Mux4.IN4
address[1] => Mux5.IN4
address[1] => Mux6.IN4
address[1] => Mux7.IN4
address[1] => Mux8.IN4
address[1] => Mux9.IN4
address[1] => Mux10.IN4
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN4
address[1] => Mux20.IN4
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
data_in[0] => cpol.DATAB
data_in[0] => data_in_reg.DATAB
data_in[0] => spi_divider.DATAB
data_in[1] => cpha.DATAB
data_in[1] => data_in_reg.DATAB
data_in[1] => spi_divider.DATAB
data_in[2] => spi_enable.DATAB
data_in[2] => data_in_reg.DATAB
data_in[2] => spi_divider.DATAB
data_in[3] => data_in_reg.DATAB
data_in[3] => spi_divider.DATAB
data_in[4] => data_in_reg.DATAB
data_in[4] => spi_divider.DATAB
data_in[5] => data_in_reg.DATAB
data_in[5] => spi_divider.DATAB
data_in[6] => data_in_reg.DATAB
data_in[6] => spi_divider.DATAB
data_in[7] => data_in_reg.DATAB
data_in[7] => spi_divider.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk => spi_master:SPI.clk
spi_sck <= spi_master:SPI.spi_sck
spi_cs_n <= spi_master:SPI.spi_cs_n
spi_mosi <= spi_master:SPI.spi_mosi
spi_miso => spi_master:SPI.spi_miso


|DE10_Replica1|Replica1_CORE:ap1|mspi_iface:\gen_mspi:mspi|spi_master:SPI
clk => prog_clock_divider:clock.clk_in
reset_n => prog_clock_divider:clock.reset_n
reset_n => spi_mosi~reg0.ALOAD
reset_n => sck.ALOAD
reset_n => step[0].ACLR
reset_n => step[1].ACLR
reset_n => step[2].ACLR
reset_n => step[3].ACLR
reset_n => step[4].ACLR
reset_n => busy.ACLR
reset_n => data_out[0]~reg0.ENA
reset_n => tx_reg[7].ENA
reset_n => tx_reg[6].ENA
reset_n => tx_reg[5].ENA
reset_n => tx_reg[4].ENA
reset_n => tx_reg[3].ENA
reset_n => tx_reg[2].ENA
reset_n => tx_reg[1].ENA
reset_n => tx_reg[0].ENA
reset_n => rx_reg[7].ENA
reset_n => rx_reg[6].ENA
reset_n => rx_reg[5].ENA
reset_n => rx_reg[4].ENA
reset_n => rx_reg[3].ENA
reset_n => rx_reg[2].ENA
reset_n => rx_reg[1].ENA
reset_n => rx_reg[0].ENA
reset_n => data_out[7]~reg0.ENA
reset_n => data_out[6]~reg0.ENA
reset_n => data_out[5]~reg0.ENA
reset_n => data_out[4]~reg0.ENA
reset_n => data_out[3]~reg0.ENA
reset_n => data_out[2]~reg0.ENA
reset_n => data_out[1]~reg0.ENA
spi_req => process_0.IN1
spi_divider[0] => prog_clock_divider:clock.divider[0]
spi_divider[1] => prog_clock_divider:clock.divider[1]
spi_divider[2] => prog_clock_divider:clock.divider[2]
spi_divider[3] => prog_clock_divider:clock.divider[3]
spi_divider[4] => prog_clock_divider:clock.divider[4]
spi_divider[5] => prog_clock_divider:clock.divider[5]
spi_divider[6] => prog_clock_divider:clock.divider[6]
spi_divider[7] => prog_clock_divider:clock.divider[7]
spi_busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => tx_reg.DATAB
data_in[1] => tx_reg.DATAB
data_in[2] => tx_reg.DATAB
data_in[3] => tx_reg.DATAB
data_in[4] => tx_reg.DATAB
data_in[5] => tx_reg.DATAB
data_in[6] => tx_reg.DATAB
data_in[7] => tx_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_enable => spi_cs_n.DATAIN
cpol => sck.DATAB
cpol => sck.DATAB
cpol => sck.ADATA
cpol => spi_mosi.DATAB
cpol => spi_mosi.DATAA
cpol => spi_mosi.DATAB
cpol => spi_mosi.DATAB
cpol => spi_mosi~reg0.ADATA
cpha => spi_mosi.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => tx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
cpha => rx_reg.OUTPUTSELECT
spi_sck <= sck.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n <= spi_enable.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= spi_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_miso => rx_reg.DATAA
spi_miso => rx_reg.DATAB


|DE10_Replica1|Replica1_CORE:ap1|mspi_iface:\gen_mspi:mspi|spi_master:SPI|prog_clock_divider:clock
reset_n => cnt[0].ACLR
reset_n => cnt[1].ACLR
reset_n => cnt[2].ACLR
reset_n => cnt[3].ACLR
reset_n => cnt[4].ACLR
reset_n => cnt[5].ACLR
reset_n => cnt[6].ACLR
reset_n => cnt[7].ACLR
reset_n => div.ENA
clk_in => clk_out.DATAB
clk_in => div.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
divider[0] => Add0.IN16
divider[0] => LessThan0.IN16
divider[1] => Add0.IN15
divider[1] => LessThan0.IN15
divider[1] => LessThan1.IN8
divider[2] => Add0.IN14
divider[2] => LessThan0.IN14
divider[2] => LessThan1.IN7
divider[3] => Add0.IN13
divider[3] => LessThan0.IN13
divider[3] => LessThan1.IN6
divider[4] => Add0.IN12
divider[4] => LessThan0.IN12
divider[4] => LessThan1.IN5
divider[5] => Add0.IN11
divider[5] => LessThan0.IN11
divider[5] => LessThan1.IN4
divider[6] => Add0.IN10
divider[6] => LessThan0.IN10
divider[6] => LessThan1.IN3
divider[7] => Add0.IN9
divider[7] => LessThan0.IN9
divider[7] => LessThan1.IN2
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|simple_timer:\gen_timer:timer
phi2 => data_out[0]~reg0.CLK
phi2 => data_out[1]~reg0.CLK
phi2 => data_out[2]~reg0.CLK
phi2 => data_out[3]~reg0.CLK
phi2 => data_out[4]~reg0.CLK
phi2 => data_out[5]~reg0.CLK
phi2 => data_out[6]~reg0.CLK
phi2 => data_out[7]~reg0.CLK
phi2 => start_stop.CLK
reset_n => start_stop_prev.ACLR
reset_n => start_stop_sync.ACLR
reset_n => timer_counter[0].ACLR
reset_n => timer_counter[1].ACLR
reset_n => timer_counter[2].ACLR
reset_n => timer_counter[3].ACLR
reset_n => timer_counter[4].ACLR
reset_n => timer_counter[5].ACLR
reset_n => timer_counter[6].ACLR
reset_n => timer_counter[7].ACLR
reset_n => timer_counter[8].ACLR
reset_n => timer_counter[9].ACLR
reset_n => timer_counter[10].ACLR
reset_n => timer_counter[11].ACLR
reset_n => timer_counter[12].ACLR
reset_n => timer_counter[13].ACLR
reset_n => timer_counter[14].ACLR
reset_n => timer_counter[15].ACLR
reset_n => start_stop.ACLR
reset_n => data_out[0]~reg0.ENA
reset_n => data_out[7]~reg0.ENA
reset_n => data_out[6]~reg0.ENA
reset_n => data_out[5]~reg0.ENA
reset_n => data_out[4]~reg0.ENA
reset_n => data_out[3]~reg0.ENA
reset_n => data_out[2]~reg0.ENA
reset_n => data_out[1]~reg0.ENA
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => start_stop.ENA
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => start_stop.OUTPUTSELECT
address[0] => Mux0.IN2
address[0] => Mux1.IN5
address[0] => Mux2.IN5
address[0] => Mux3.IN5
address[0] => Mux4.IN5
address[0] => Mux5.IN5
address[0] => Mux6.IN5
address[0] => Mux7.IN5
address[0] => Mux8.IN5
address[1] => Mux0.IN1
address[1] => Mux1.IN4
address[1] => Mux2.IN4
address[1] => Mux3.IN4
address[1] => Mux4.IN4
address[1] => Mux5.IN4
address[1] => Mux6.IN4
address[1] => Mux7.IN4
address[1] => Mux8.IN4
data_in[0] => start_stop.DATAB
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_clk => start_stop_prev.CLK
timer_clk => start_stop_sync.CLK
timer_clk => timer_counter[0].CLK
timer_clk => timer_counter[1].CLK
timer_clk => timer_counter[2].CLK
timer_clk => timer_counter[3].CLK
timer_clk => timer_counter[4].CLK
timer_clk => timer_counter[5].CLK
timer_clk => timer_counter[6].CLK
timer_clk => timer_counter[7].CLK
timer_clk => timer_counter[8].CLK
timer_clk => timer_counter[9].CLK
timer_clk => timer_counter[10].CLK
timer_clk => timer_counter[11].CLK
timer_clk => timer_counter[12].CLK
timer_clk => timer_counter[13].CLK
timer_clk => timer_counter[14].CLK
timer_clk => timer_counter[15].CLK


|DE10_Replica1|RAM_DE10:ram
clock => ram_8k:gen_ram_blocks:0:ram_block.clock
clock => ram_8k:gen_ram_blocks:1:ram_block.clock
clock => ram_8k:gen_ram_blocks:2:ram_block.clock
clock => ram_8k:gen_ram_blocks:3:ram_block.clock
clock => ram_8k:gen_ram_blocks:4:ram_block.clock
clock => ram_8k:gen_ram_blocks:5:ram_block.clock
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
address[0] => ram_8k:gen_ram_blocks:0:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:1:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:2:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:3:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:4:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:5:ram_block.address[0]
address[1] => ram_8k:gen_ram_blocks:0:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:1:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:2:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:3:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:4:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:5:ram_block.address[1]
address[2] => ram_8k:gen_ram_blocks:0:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:1:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:2:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:3:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:4:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:5:ram_block.address[2]
address[3] => ram_8k:gen_ram_blocks:0:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:1:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:2:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:3:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:4:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:5:ram_block.address[3]
address[4] => ram_8k:gen_ram_blocks:0:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:1:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:2:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:3:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:4:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:5:ram_block.address[4]
address[5] => ram_8k:gen_ram_blocks:0:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:1:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:2:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:3:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:4:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:5:ram_block.address[5]
address[6] => ram_8k:gen_ram_blocks:0:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:1:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:2:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:3:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:4:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:5:ram_block.address[6]
address[7] => ram_8k:gen_ram_blocks:0:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:1:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:2:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:3:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:4:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:5:ram_block.address[7]
address[8] => ram_8k:gen_ram_blocks:0:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:1:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:2:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:3:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:4:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:5:ram_block.address[8]
address[9] => ram_8k:gen_ram_blocks:0:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:1:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:2:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:3:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:4:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:5:ram_block.address[9]
address[10] => ram_8k:gen_ram_blocks:0:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:1:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:2:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:3:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:4:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:5:ram_block.address[10]
address[11] => ram_8k:gen_ram_blocks:0:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:1:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:2:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:3:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:4:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:5:ram_block.address[11]
address[12] => ram_8k:gen_ram_blocks:0:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:1:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:2:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:3:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:4:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:5:ram_block.address[12]
address[13] => LessThan0.IN6
address[13] => Mux0.IN10
address[13] => Mux1.IN10
address[13] => Mux2.IN10
address[13] => Mux3.IN10
address[13] => Mux4.IN10
address[13] => Mux5.IN10
address[13] => Mux6.IN10
address[13] => Mux7.IN10
address[13] => Equal0.IN2
address[13] => Equal1.IN2
address[13] => Equal2.IN1
address[13] => Equal3.IN2
address[13] => Equal4.IN1
address[13] => Equal5.IN2
address[14] => LessThan0.IN5
address[14] => Mux0.IN9
address[14] => Mux1.IN9
address[14] => Mux2.IN9
address[14] => Mux3.IN9
address[14] => Mux4.IN9
address[14] => Mux5.IN9
address[14] => Mux6.IN9
address[14] => Mux7.IN9
address[14] => Equal0.IN1
address[14] => Equal1.IN1
address[14] => Equal2.IN2
address[14] => Equal3.IN1
address[14] => Equal4.IN0
address[14] => Equal5.IN0
address[15] => LessThan0.IN4
address[15] => Mux0.IN8
address[15] => Mux1.IN8
address[15] => Mux2.IN8
address[15] => Mux3.IN8
address[15] => Mux4.IN8
address[15] => Mux5.IN8
address[15] => Mux6.IN8
address[15] => Mux7.IN8
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[15] => Equal2.IN0
address[15] => Equal3.IN0
address[15] => Equal4.IN2
address[15] => Equal5.IN1
data_in[0] => ram_8k:gen_ram_blocks:0:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:1:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:2:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:3:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:4:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:5:ram_block.data[0]
data_in[1] => ram_8k:gen_ram_blocks:0:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:1:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:2:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:3:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:4:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:5:ram_block.data[1]
data_in[2] => ram_8k:gen_ram_blocks:0:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:1:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:2:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:3:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:4:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:5:ram_block.data[2]
data_in[3] => ram_8k:gen_ram_blocks:0:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:1:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:2:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:3:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:4:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:5:ram_block.data[3]
data_in[4] => ram_8k:gen_ram_blocks:0:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:1:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:2:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:3:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:4:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:5:ram_block.data[4]
data_in[5] => ram_8k:gen_ram_blocks:0:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:1:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:2:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:3:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:4:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:5:ram_block.data[5]
data_in[6] => ram_8k:gen_ram_blocks:0:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:1:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:2:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:3:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:4:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:5:ram_block.data[6]
data_in[7] => ram_8k:gen_ram_blocks:0:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:1:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:2:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:3:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:4:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:5:ram_block.data[7]
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:0:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:1:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:2:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:3:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:4:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:5:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


