V3 3
FL "E:/Facultate/1.2/Proiectare Logica/Lab/rec_sec_din_mealy)/RSD_2_biti_moore/RSD_2_biti_moore.vhd" 2019/05/20.22:44:59 J.40
EN work/RSD_2_biti_moore 1558381639 \
      FL "E:/Facultate/1.2/Proiectare Logica/Lab/rec_sec_din_mealy)/RSD_2_biti_moore/RSD_2_biti_moore.vhd" \
      PB ieee/std_logic_1164 1192821031 PB ieee/std_logic_arith 1192821032 \
      PB ieee/STD_LOGIC_UNSIGNED 1192821033
AR work/RSD_2_biti_moore/Behavioral 1558381640 \
      FL "E:/Facultate/1.2/Proiectare Logica/Lab/rec_sec_din_mealy)/RSD_2_biti_moore/RSD_2_biti_moore.vhd" \
      EN work/RSD_2_biti_moore 1558381639
