
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-overwrite -init scripts/innoOptRoute.tcl -log logs/innoOptRoute.log -cmd logs/innoOptRoute.cmdlog 
Date:		Wed Apr 24 16:50:44 2024
Host:		centauri.esat.kuleuven.be (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (12cores*48cpus*Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz 19712KB)
OS:		CentOS Linux 7 (Core)

License:
		[16:50:45.179113] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1157 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "scripts/innoOptRoute.tcl" ...
<CMD> suppressMessage ENCLF 200
<CMD> suppressMessage ENCESI 3010
<CMD> suppressMessage IMPESI 2013 2014 3086 3140
<CMD> suppressMessage IMPCCOPT 2187 2311
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
<CMD> is_common_ui_mode
<CMD> restoreDesign /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat sparc_exu_alu
#% Begin load design ... (date=04/24 16:51:11, mem=804.1M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'sparc_exu_alu' saved by 'Innovus' '21.17-s075_1' on 'Wed Apr 24 15:15:06 2024'.
% Begin Load MMMC data ... (date=04/24 16:51:11, mem=807.2M)
% End Load MMMC data ... (date=04/24 16:51:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.9M, current mem=807.9M)
rc0 default_rc_corner rc125
**WARN: (IMPSYT-4001):	init_cpf_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/cpf/sparc_exu_alu.cpf' specified along with init_mmmc_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/viewDefinition.tcl'. The init_cpf_file will not be loaded by init_design.

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_tech.lef ...

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_hvt_macro.lef ...

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_lvt_macro.lef ...

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/viewDefinition.tcl
Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 480 cells in library 'slow_vdd1v0' 
Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
Read 489 cells in library 'fast_vdd1v0' 
Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=26.9M, fe_cpu=0.39min, fe_real=0.50min, fe_mem=1156.6M) ***
% Begin Load netlist data ... (date=04/24 16:51:14, mem=837.1M)
*** Begin netlist parsing (mem=1156.6M) ***
Created 969 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.v.bin'

*** Memory Usage v#1 (Current mem = 1162.641M, initial mem = 478.035M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1162.6M) ***
% End Load netlist data ... (date=04/24 16:51:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=854.1M, current mem=854.1M)
Set top cell to sparc_exu_alu.
Hooked 1938 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sparc_exu_alu ...
*** Netlist is unique.
** info: there are 2537 modules.
** info: there are 2208 stdCell insts.

*** Memory Usage v#1 (Current mem = 1226.066M, initial mem = 478.035M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Loading preference file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on <default> path group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2cgate path_group
Slack adjustment of -0 applied on reg2cgate path_group
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=04/24 16:51:15, mem=1171.6M)
% End Load MMMC data post ... (date=04/24 16:51:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1171.6M, current mem=1170.6M)
Reading floorplan file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.fp.gz (mem = 1484.3M).
% Begin Load floorplan data ... (date=04/24 16:51:15, mem=1169.7M)
*info: reset 3059 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 580000 528200)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
There are 1839 members in group TOP.
 ... processed partition successfully.
Reading binary special route file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.fp.spr.gz (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1170.6M, current mem=1170.6M)
There are 6 nets with weight being set
There are 6 nets with bottomPreferredRoutingLayer being set
There are 6 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=04/24 16:51:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1172.9M, current mem=1172.9M)
Reading congestion map file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.route.congmap.gz ...
% Begin Load SymbolTable ... (date=04/24 16:51:16, mem=1173.1M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=04/24 16:51:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.2M, current mem=1174.2M)
Loading place ...
% Begin Load placement data ... (date=04/24 16:51:16, mem=1174.2M)
Reading placement file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 4 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1491.3M) ***
Total net length = 8.750e+04 (6.336e+04 2.414e+04) (ext = 6.076e+04)
% End Load placement data ... (date=04/24 16:51:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1176.4M, current mem=1176.0M)
Reading PG file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Wed Apr 24 15:15:04 2024)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1488.3M) ***
Restoring CPF database ...
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Verifying CPF level_shifter rules ...
Verifying CPF isolation rules ...
No isolation cell in libraries.
No level shifter cell in libraries.
restoreCpf: cpu=0:00:00.28 real=0:00:01.00
% Begin Load routing data ... (date=04/24 16:51:17, mem=1189.7M)
Reading routing file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.route.gz.
Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024 Format: 20.1) ...
*** Total 2687 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1531.8M) ***
% End Load routing data ... (date=04/24 16:51:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.5M, current mem=1192.5M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1534.8M) ***
Reading dirtyarea snapshot file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.db.da.gz (Create by Innovus v21.17-s075_1 on Wed Apr 24 15:15:05 2024, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Loading preRoute extraction data from directory '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/extraction/' ...
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.techData.gz' ...
Completed (cpu: 0:00:00.9 real: 0:00:01.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AV_0100_wc_rc125_setup
    RC-Corner Name        : rc125
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
 
 Analysis View: AV_0100_bc_rc0_hold
    RC-Corner Name        : rc0
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=04/24 16:51:20, mem=1235.1M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=04/24 16:51:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.6M, current mem=1241.6M)
AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc AV_0100_wc_rc125_hold_dc
% Begin load AAE data ... (date=04/24 16:51:20, mem=1260.9M)
AAE DB initialization (MEM=1606.76 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=04/24 16:51:21, total cpu=0:00:00.7, real=0:00:01.0, peak res=1266.3M, current mem=1266.3M)
Restoring CCOpt config...
  Extracting original clock gating for RCLK...
    clock_tree RCLK contains 192 sinks and 1 clock gates.
  Extracting original clock gating for RCLK done.
  The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
  The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=04/24 16:51:21, total cpu=0:00:08.2, real=0:00:10.0, peak res=1291.4M, current mem=1269.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 57 warning(s), 0 error(s)

<CMD> set_analysis_view -setup { AV_0100_wc_rc125_setup} -hold {AV_0100_bc_rc0_hold}
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AV_0100_wc_rc125_setup
    RC-Corner Name        : rc125
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
 
 Analysis View: AV_0100_bc_rc0_hold
    RC-Corner Name        : rc0
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/modes/0100_mode/0100_mode.sdc' ...
Current (total cpu=0:00:29.2, real=0:00:38.0, peak res=1298.5M, current mem=1278.7M)
sparc_exu_alu
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1291.2M, current mem=1291.2M)
Current (total cpu=0:00:29.4, real=0:00:38.0, peak res=1298.5M, current mem=1291.2M)
Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_wc_rc125_setup/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_bc_rc0_hold/latency.sdc' ...
Current (total cpu=0:00:29.4, real=0:00:38.0, peak res=1298.5M, current mem=1291.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.0M, current mem=1293.0M)
Current (total cpu=0:00:29.5, real=0:00:38.0, peak res=1298.5M, current mem=1293.0M)
Current (total cpu=0:00:29.5, real=0:00:38.0, peak res=1298.5M, current mem=1293.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.8M, current mem=1294.8M)
Current (total cpu=0:00:29.6, real=0:00:39.0, peak res=1298.5M, current mem=1294.8M)
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
<CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
<CMD> all_constraint_modes -active 
0100_mode
<CMD> set_interactive_constraint_modes [ all_constraint_modes -active ]
<CMD> set_propagated_clock [ all_clocks ]
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
<CMD> createBasicPathGroups
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
<CMD> setDelayCalMode -reset
AAE_INFO: switching -siAware from true to false ...
-enable_high_fanout false
-SIAware false
AAE DB initialization (MEM=1650.49 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
<CMD> setDelayCalMode -engine Aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setDelayCalMode -equivalent_waveform_model_type ecsm -equivalent_waveform_model_propagation true
**WARN: (IMPMODE-3):	Option "-equivalent_waveform_model_type" for command set_delay_cal_mode is obsolete and has been replaced by "-ewm_type {simulation|moments}". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script accordingly.
**WARN: (IMPMODE-2):	Option "-equivalent_waveform_model_propagation" for command set_delay_cal_mode is obsolete and has been replaced by "-equivalent_waveform_model {none|no_propagation|propagation}". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script accordingly.
<CMD> setSIMode -reset
-separate_delta_delay_on_data false
<CMD> setSIMode -analysisType aae
<CMD> setSIMode -detailedReports false
<CMD> setSIMode -separate_delta_delay_on_data true
<CMD> setSIMode -delta_delay_annotation_mode lumpedOnNet
<CMD> setSIMode -num_si_iteration 3
<CMD> setSIMode -enable_glitch_report true
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setFillerMode -doDRC false -corePrefix FILL -core {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
<CMD> deleteFiller
Deleted 1534 physical insts (cell FILL64 / prefix FILL).
Deleted 216 physical insts (cell FILL32 / prefix FILL).
Deleted 400 physical insts (cell FILL16 / prefix FILL).
Deleted 678 physical insts (cell FILL8 / prefix FILL).
Deleted 906 physical insts (cell FILL4 / prefix FILL).
Deleted 1023 physical insts (cell FILL2 / prefix FILL).
Deleted 971 physical insts (cell FILL1 / prefix FILL).
Total physical insts deleted = 5728.
<CMD> set_dont_use [get_lib_cells *LVT] false
<CMD> set_dont_use   [get_lib_cells */DLY*] false
<CMD> set_dont_touch [get_lib_cells */DLY*] false
<CMD> optDesign -postRoute -setup -hold -outDir timingReports/optRoute -prefix optRouteSetupHold -expandedViews
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1279.6M, totSessionCpu=0:00:30 **
*** optDesign #1 [begin] : totSession cpu/real = 0:00:30.1/0:00:36.1 (0.8), mem = 1607.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:30.1/0:00:36.1 (0.8), mem = 1607.5M
**INFO: User settings:
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractDesignSignature                        151586683
setNanoRouteMode -extractRcModelFile                            /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           25.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeFillerInstPrefix                         FILL
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReInsertFillerCellList                   {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
setNanoRouteMode -routeReInsertFillerCellListFromFile           false
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithNewSiDriven                          true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  .timing_file_218477.tif.gz
setDesignMode -process                                          45
setDesignMode -topRoutingLayer                                  Metal4
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -engine                                         aae
setDelayCalMode -equivalent_waveform_model_propagation          true
setDelayCalMode -equivalent_waveform_model_type                 ecsm
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { AV_0100_wc_rc125_setup }
setOptMode -autoSetupViews                                      { AV_0100_wc_rc125_setup}
setOptMode -autoTDGRSetupViews                                  { AV_0100_wc_rc125_setup}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -analysisType                                         aae
setSIMode -delta_delay_annotation_mode                          lumpedOnNet
setSIMode -detailedReports                                      false
setSIMode -enable_glitch_report                                 true
setSIMode -num_si_iteration                                     3
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[GPS-MSV]   Power Domain 'TOP' (tag=2) Default
Estimated cell power/ground rail width = 0.160 um
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell ACHCONX2HVT, site CoreSite.
	Cell ADDFHX1HVT, site CoreSite.
	Cell ADDFHX2HVT, site CoreSite.
	Cell ADDFHX4HVT, site CoreSite.
	Cell ADDFHXLHVT, site CoreSite.
	Cell ADDFX1HVT, site CoreSite.
	Cell ADDFX2HVT, site CoreSite.
	Cell ADDFX4HVT, site CoreSite.
	Cell ADDFXLHVT, site CoreSite.
	Cell ADDHX1HVT, site CoreSite.
	Cell ADDHX2HVT, site CoreSite.
	Cell ADDHX4HVT, site CoreSite.
	Cell ADDHXLHVT, site CoreSite.
	Cell AND2X1HVT, site CoreSite.
	Cell AND2X2HVT, site CoreSite.
	Cell AND2X4HVT, site CoreSite.
	Cell AND2X6HVT, site CoreSite.
	Cell AND2X8HVT, site CoreSite.
	Cell AND2XLHVT, site CoreSite.
	Cell AND3X1HVT, site CoreSite.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1312.5M, totSessionCpu=0:00:32 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

Begin checking placement ... (start mem=1768.3M, init mem=1768.3M)
*info: Placed = 2208           (Fixed = 5)
*info: Unplaced = 0           
Placement Density:9.72%(4548/46803)
Placement Density (including fixed std cells):9.72%(4548/46803)
PowerDomain Density <TOP>:9.72%(4548/46803)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1769.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:00:32.3/0:00:38.2 (0.8), mem = 1769.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#create default rule from bind_ndr_rule rule=0x7f3d606e8950 0x7f3d4797e568
#num needed restored net=0
#need_extraction net=0 (total=3059)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Apr 24 16:51:26 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.11 (MB), peak = 1394.41 (MB)
#Start routing data preparation on Wed Apr 24 16:51:27 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3056 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1431.44 (MB), peak = 1431.94 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1456.98 (MB), peak = 1464.18 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1459.83 (MB), peak = 1469.54 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1459.84 (MB)
#Peak memory = 1469.54 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 10 hboxes with single thread on machine with  Xeon 2.82GHz 19712KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 2546 nets were built. 805 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    34.06 (MB), total memory =  1494.04 (MB), peak memory =  1494.04 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.89 (MB), peak = 1494.32 (MB)
#RC Statistics: 15013 Res, 9819 Ground Cap, 5027 XCap (Edge to Edge)
#RC V/H edge ratio: 0.74, Avg V/H Edge Length: 11685.05 (9245), Avg L-Edge Length: 9838.22 (3886)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17666 nodes, 15120 edges, and 10280 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.98 (MB), peak = 1494.32 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1934.770M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d specified
Cell sparc_exu_alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 1934.770M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 42.05 (MB)
#Total memory = 1473.48 (MB)
#Peak memory = 1494.32 (MB)
#
#805 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(53917703)
#Calculate SNet Signature in MT (86475599)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.19GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1457.20 (MB), peak memory =  1494.32 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1457.19 (MB), peak memory =  1494.32 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1457.19 (MB), peak memory =  1494.32 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1457.18 (MB), peak memory =  1494.32 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.02 (MB), total memory =  1457.19 (MB), peak memory =  1494.32 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.05 (MB), total memory =  1457.18 (MB), peak memory =  1494.32 (MB)
Reading RCDB with compressed RC data.
Deleted 0 physical inst  (cell FILL64 / prefix FILL).
Deleted 0 physical inst  (cell FILL32 / prefix FILL).
Deleted 0 physical inst  (cell FILL16 / prefix FILL).
Deleted 0 physical inst  (cell FILL8 / prefix FILL).
Deleted 0 physical inst  (cell FILL4 / prefix FILL).
Deleted 0 physical inst  (cell FILL2 / prefix FILL).
Deleted 0 physical inst  (cell FILL1 / prefix FILL).
AAE DB initialization (MEM=1959.22 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:40.3/0:00:47.6 (0.8), mem = 1959.2M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off (EWM-WFP)
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2034.97)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
AAE_INFO: Cdb files are: 
 	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/slow.cdb
	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
Total number of fetched objects 2547
End delay calculation. (MEM=2198.03 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2161.41 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:42.5 mem=2185.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:42.5 mem=2185.4M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2169.3)
*** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 2547
AAE_INFO-618: Total number of nets in the design is 3059,  83.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2172.38 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2172.38 CPU=0:00:01.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2172.38)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2547
AAE_INFO-618: Total number of nets in the design is 3059,  2.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2172.38 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2172.38 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2138.49)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2547. 
Total number of fetched objects 2547
AAE_INFO-618: Total number of nets in the design is 3059,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2184.19 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2184.19 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:00:45.4 mem=2208.2M)
 Report initialization with DMUpdate ... (2, Worst)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.300  | -0.300  |   N/A   |  0.025  |
|           TNS (ns):| -0.758  | -0.758  |   N/A   |  0.000  |
|    Violating Paths:|    4    |    4    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.716%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:00:45.6/0:00:52.9 (0.9), mem = 2243.3M
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1623.2M, totSessionCpu=0:00:46 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.9/0:00:53.1 (0.9), mem = 2194.3M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3053 (unrouted=513, trialRouted=0, noStatus=0, routed=2540, fixed=0, [crossesIlmBoundary=0, tooFewTerms=513, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 5 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Initializing placement interface...
    Use check_library -place or consult logv if problems occur.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Initializing placement interface done.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    CCOpt power management detected and enabled.
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        primary_delay_corner: AV_0100_wc_rc125_setup_dc (default: )
        route_type is set for at least one object
        source_output_max_trans is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        update_io_latency: 0 (default: true)
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
 Report initialization with DMUpdate ... (2, Worst)
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree RCLK, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
    Clock tree balancer configuration for clock_tree RCLK:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): leaf_rule (default: default)
        route_type (top): top_rule (default: default)
        route_type (trunk): trunk_rule (default: default)
      No private non-default CCOpt properties
    For power domain TOP:
      Buffers:     CLKBUFX12 CLKBUFX8 CLKBUFX4 
      Inverters:   CLKINVX12 CLKINVX8 CLKINVX4 
      Clock gates: TLATNCAX20LVT TLATNCAX16LVT TLATNCAX20 TLATNCAX12LVT TLATNCAX16 TLATNCAX8LVT TLATNCAX12 TLATNCAX6LVT TLATNCAX8 TLATNCAX6 TLATNCAX4LVT TLATNCAX3LVT TLATNCAX4 TLATNCAX3 TLATNCAX2LVT TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain TOP: 46802.700um^2
    Top Routing info:
      Route-type name: top_rule; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner AV_0100_wc_rc125_setup_dc:setup, late and power domain TOP:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.094ns
      Buffer max distance: 321.263um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=321.263um, saturatedSlew=0.097ns, speed=2252.896um per ns, cellArea=15.968um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=274.526um, saturatedSlew=0.094ns, speed=3494.921um per ns, cellArea=14.949um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=799.167um, saturatedSlew=0.097ns, speed=3050.256um per ns, cellArea=18.830um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=800.800um, saturatedSlew=0.097ns, speed=3055.323um per ns, cellArea=17.083um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group RCLK/0100_mode:
      Sources:                     pin rclk
      Total number of sinks:       192
      Delay constrained sinks:     192
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner AV_0100_wc_rc125_setup_dc:setup.late:
      Skew target:                 0.150ns
    Primary reporting skew groups are:
    skew_group RCLK/0100_mode with 192 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ---------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ---------------------------------------------------------------------------
       0          0         4      [min=95, max=164, avg=114, sd=33, total=455]
       0          1         2      [min=32, max=128, avg=80, sd=68, total=161]
    ---------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.098pF, total=0.113pF
    wire lengths     : top=0.000um, trunk=165.300um, leaf=1016.050um, total=1181.350um
    hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.045ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.004ns min=0.083ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
     ICGs: TLATNCAX12LVT: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.RCLK/0100_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group RCLK/0100_mode: insertion delay [min=0.273, max=0.371, avg=0.306, sd=0.045], skew [0.098 vs 0.150], 100% {0.273, 0.371} (wid=0.003 ws=0.002) (gid=0.368 gs=0.096)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.098pF, total=0.113pF
      wire lengths     : top=0.000um, trunk=165.300um, leaf=1016.050um, total=1181.350um
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.045ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.004ns min=0.083ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.RCLK/0100_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group RCLK/0100_mode: insertion delay [min=0.273, max=0.371], skew [0.098 vs 0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
 Report initialization with DMUpdate ... (2, Worst)
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.098pF, total=0.113pF
    wire lengths     : top=0.000um, trunk=165.300um, leaf=1016.050um, total=1181.350um
    hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.045ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.004ns min=0.083ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
     ICGs: TLATNCAX12LVT: 1 
  Primary reporting skew groups PRO final:
    skew_group default.RCLK/0100_mode: unconstrained
  Skew group summary PRO final:
    skew_group RCLK/0100_mode: insertion delay [min=0.273, max=0.371, avg=0.306, sd=0.045], skew [0.098 vs 0.150], 100% {0.273, 0.371} (wid=0.003 ws=0.002) (gid=0.368 gs=0.096)
PRO done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3053 (unrouted=513, trialRouted=0, noStatus=0, routed=2540, fixed=0, [crossesIlmBoundary=0, tooFewTerms=513, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:47.3/0:00:54.6 (0.9), mem = 2213.8M
**INFO: Start fixing DRV (Mem = 2213.77M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:47.5/0:00:54.8 (0.9), mem = 2213.8M
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
 Report initialization with DMUpdate ... (2, Worst)
Info: Enabling GigaOpt waveform propagation mode
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|    -0.76|       0|       0|       0|  9.72%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|    -0.76|       0|       0|       0|  9.72%| 0:00:00.0|  2344.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2344.5M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:48.6/0:00:55.9 (0.9), mem = 2281.4M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1697.9M, totSessionCpu=0:00:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2281.41M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=2281.4M)
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.300  | -0.300  |   N/A   |  0.025  |
|           TNS (ns):| -0.758  | -0.758  |   N/A   |  0.000  |
|    Violating Paths:|    4    |    4    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.716%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1699.0M, totSessionCpu=0:00:49 **
*** Timing NOT met, worst failing slack is -0.300
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
 Report initialization with DMUpdate ... (2, Worst)
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.9/0:00:56.2 (0.9), mem = 2321.7M
*info: 6 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 504 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -0.758 Density 9.72
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.025| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.300|-0.758|
|HEPG      |-0.300|-0.758|
|All Paths |-0.300|-0.758|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  -0.300|   -0.300|  -0.758|   -0.758|    9.72%|   0:00:00.0| 2359.9M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
|  -0.145|   -0.145|  -0.333|   -0.333|    9.79%|   0:00:02.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
|  -0.144|   -0.144|  -0.329|   -0.329|    9.80%|   0:00:00.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=2425.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=2425.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -0.330 Density 9.80
Update Timing Windows (Threshold 0.026) ...
Re Calculate Delays on 2 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+


*** Finish Post Route Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2425.3M) ***
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:00:53.4/0:01:00.7 (0.9), mem = 2321.2M
Running refinePlace -preserveRouting true
*** Starting refinePlace (0:00:53.5 mem=2321.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2289.2MB
Summary Report:
Instances move: 0 (out of 2206 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2289.2MB
*** Finished refinePlace (0:00:53.6 mem=2289.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
 Report initialization with DMUpdate ... (2, Worst)
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:53.7/0:01:01.0 (0.9), mem = 2289.2M
*info: 6 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 504 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -0.330 Density 9.80
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:00.0| 2380.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:00.0| 2387.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[61]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2387.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[61]/D     |
|  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2387.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2387.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2387.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

Update Timing Windows (Threshold 0.026) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+


*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2387.5M) ***
*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:55.3/0:01:02.6 (0.9), mem = 2324.4M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationHold
Deleted 0 physical inst  (cell FILL64 / prefix FILL).
Deleted 0 physical inst  (cell FILL32 / prefix FILL).
Deleted 0 physical inst  (cell FILL16 / prefix FILL).
Deleted 0 physical inst  (cell FILL8 / prefix FILL).
Deleted 0 physical inst  (cell FILL4 / prefix FILL).
Deleted 0 physical inst  (cell FILL2 / prefix FILL).
Deleted 0 physical inst  (cell FILL1 / prefix FILL).
GigaOpt Hold Optimizer is used
 Report initialization with DMUpdate ... (2, Worst)
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:56.2 mem=2328.4M ***
*** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:56.2/0:01:03.5 (0.9), mem = 2328.4M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2318.83)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 2550
AAE_INFO-618: Total number of nets in the design is 3062,  83.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2305.9 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2305.9 CPU=0:00:01.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)

Executing IPO callback for view pruning ..

Active hold views:
 AV_0100_bc_rc0_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2337.91)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2550
AAE_INFO-618: Total number of nets in the design is 3062,  12.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2305.9 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2305.9 CPU=0:00:00.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2249.02)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 26. 
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2550. 
Total number of fetched objects 2550
AAE_INFO-618: Total number of nets in the design is 3062,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2293.71 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2293.71 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:59.6 mem=2317.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:00:59.6 mem=2317.7M ***
OPTC: user 20.0
Done building hold timer [4731 node(s), 5786 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:00:59.8 mem=2333.7M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:01 mem=2338.8M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 44.2 ps, libStdDelay = 25.6 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AV_0100_wc_rc125_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.144  | -0.144  |   N/A   |  0.143  |
|           TNS (ns):| -0.330  | -0.330  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.054  |  0.026  |   N/A   | -0.054  |
|           TNS (ns):| -1.711  |  0.000  |   N/A   | -1.711  |
|    Violating Paths:|   63    |    0    |   N/A   |   63    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1779.4M, totSessionCpu=0:01:02 **
*** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:05.5/0:00:05.6 (1.0), totSession cpu/real = 0:01:01.7/0:01:09.1 (0.9), mem = 2329.0M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:01.7/0:01:09.1 (0.9), mem = 2329.0M
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:01:02 mem=2402.2M density=9.797% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.054|    -1.71|      63|          0|       0(     0)|    9.80%|   0:00:00.0|  2412.3M|
|   1|  -0.054|    -1.71|      62|          0|       1(     1)|    9.80%|   0:00:01.0|  2431.3M|
|   2|  -0.054|    -1.71|      62|          0|       0(     0)|    9.80%|   0:00:00.0|  2431.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.054|    -1.71|      62|          0|       0(     0)|    9.80%|   0:00:00.0|  2431.3M|
|   1|  -0.016|    -0.15|      23|         64|       0(     0)|   10.11%|   0:00:02.0|  2463.9M|
|   2|   0.000|     0.00|       0|         19|       0(     0)|   10.18%|   0:00:00.0|  2464.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 83 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 1 instances resized for Phase I
*info:        in which 1 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:01:05 mem=2464.9M density=10.178% ***

*info:
*info: Added a total of 83 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           29 cells of type 'CLKBUFX2' used
*info:           40 cells of type 'CLKBUFX2LVT' used
*info:            1 cell  of type 'CLKBUFX3LVT' used
*info:            5 cells of type 'CLKBUFX4' used
*info:            8 cells of type 'DLY2X1' used
*info:
*info: Total 1 instances resized
*info:       in which 1 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:01:05 mem=2464.9M density=10.178%) ***
**INFO: total 84 insts, 0 nets marked don't touch
**INFO: total 84 insts, 0 nets marked don't touch DB property
**INFO: total 84 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:01:05.0/0:01:12.4 (0.9), mem = 2328.8M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 1733.8M, totSessionCpu=0:01:05 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2329.00M, totSessionCpu=0:01:06).
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1742.6M, totSessionCpu=0:01:06 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true
*** Starting refinePlace (0:01:06 mem=2367.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2335.2MB
Summary Report:
Instances move: 0 (out of 2289 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2335.2MB
*** Finished refinePlace (0:01:06 mem=2335.2M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "default_2x_space"
Worst Slack : -0.141 ns

Start Layer Assignment ...
WNS(-0.141ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 3145.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 5 (0.2%)

Set Prefer Layer Routing Effort ...
Total Net(3142) IPOed(159) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "default_2x_space"
Worst Slack : -0.141 ns

Start Layer Assignment ...
WNS(-0.141ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 3145.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 6 (0.2%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.141  | -0.141  |   N/A   |  0.146  |
|           TNS (ns):| -0.322  | -0.322  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1703.7M, totSessionCpu=0:01:07 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 167
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 167
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:06.8/0:01:14.2 (0.9), mem = 2268.9M

globalDetailRoute

#Start globalDetailRoute on Wed Apr 24 16:52:01 2024
#
#num needed restored net=0
#need_extraction net=0 (total=3145)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
#Total number of routable nets = 2632.
#Total number of nets in the design = 3145.
#231 routable nets do not have any wires.
#2401 routable nets have routed wires.
#231 nets will be global routed.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Wed Apr 24 16:52:02 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3142 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Restoring pin access data from file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 140/0 dirty instances, 224/50 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(129 insts marked dirty, reset pre-exisiting dirty flag on 130 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.55 (MB), peak = 1814.75 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1735.27 (MB), peak = 1814.75 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Apr 24 16:52:03 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 33.09 (MB)
#Total memory = 1735.32 (MB)
#Peak memory = 1814.75 (MB)
#
#
#Start global routing on Wed Apr 24 16:52:03 2024
#
#
#Start global routing initialization on Wed Apr 24 16:52:03 2024
#
#Number of eco nets is 175
#
#Start global routing data preparation on Wed Apr 24 16:52:03 2024
#
#Start routing resource analysis on Wed Apr 24 16:52:03 2024
#
#Routing resource analysis is done on Wed Apr 24 16:52:03 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1010         380        8536     6.37%
#  Metal2         V         977         473        8536     4.39%
#  Metal3         H        1034         356        8536     0.00%
#  Metal4         V        1018         432        8536     6.08%
#  --------------------------------------------------------------
#  Total                   4040      28.82%       34144     4.21%
#
#  9 nets (0.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 24 16:52:03 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.27 (MB), peak = 1814.75 (MB)
#
#
#Global routing initialization is done on Wed Apr 24 16:52:03 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.33 (MB), peak = 1814.75 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.54 (MB), peak = 1814.75 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.60 (MB), peak = 1814.75 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
#Total number of routable nets = 2632.
#Total number of nets in the design = 3145.
#
#2632 routable nets have routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------
#           Default                  1            0              0             228  
#  default_2x_space                  0            2              2               0  
#---------------------------------------------------------------------------------
#             Total                  1            2              2             228  
#---------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------------------
#           Default                  7           0            0              0            2619  
#  default_2x_space                  0           2            4              4               0  
#---------------------------------------------------------------------------------------------
#             Total                  7           2            4              4            2619  
#---------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2       12(0.14%)   (0.14%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total     12(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98231 um.
#Total half perimeter of net bounding box = 89836 um.
#Total wire length on LAYER Metal1 = 6348 um.
#Total wire length on LAYER Metal2 = 16943 um.
#Total wire length on LAYER Metal3 = 59832 um.
#Total wire length on LAYER Metal4 = 15107 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14206
#Total number of multi-cut vias = 13237 ( 93.2%)
#Total number of single cut vias = 969 (  6.8%)
#Up-Via Summary (total 14206):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           765 (  9.8%)      7027 ( 90.2%)       7792
# Metal2           197 (  3.8%)      4934 ( 96.2%)       5131
# Metal3             7 (  0.5%)      1276 ( 99.5%)       1283
#-----------------------------------------------------------
#                  969 (  6.8%)     13237 ( 93.2%)      14206 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 112.4
#Average of max src_to_sink distance for priority net 99.8
#Average of ave src_to_sink distance for priority net 54.0
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.50 (MB)
#Total memory = 1740.84 (MB)
#Peak memory = 1814.75 (MB)
#
#Finished global routing on Wed Apr 24 16:52:03 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.31 (MB), peak = 1814.75 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 3 hboxes and 36 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98233 um.
#Total half perimeter of net bounding box = 89836 um.
#Total wire length on LAYER Metal1 = 6348 um.
#Total wire length on LAYER Metal2 = 16948 um.
#Total wire length on LAYER Metal3 = 59830 um.
#Total wire length on LAYER Metal4 = 15106 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14206
#Total number of multi-cut vias = 13237 ( 93.2%)
#Total number of single cut vias = 969 (  6.8%)
#Up-Via Summary (total 14206):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           765 (  9.8%)      7027 ( 90.2%)       7792
# Metal2           197 (  3.8%)      4934 ( 96.2%)       5131
# Metal3             7 (  0.5%)      1276 ( 99.5%)       1283
#-----------------------------------------------------------
#                  969 (  6.8%)     13237 ( 93.2%)      14206 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.18 (MB), peak = 1814.75 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 41.96 (MB)
#Total memory = 1744.19 (MB)
#Peak memory = 1814.75 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.67% of the total area was rechecked for DRC, and 15.00% required routing.
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        1        2
#	Metal2        0       13       13
#	Totals        1       14       15
#129 out of 2294 instances (5.6%) need to be verified(marked ipoed), dirty area = 0.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        1        2
#	Metal2        0       13       13
#	Totals        1       14       15
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1757.37 (MB), peak = 1814.75 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        1        1
#	Metal2        1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.51 (MB), peak = 1814.75 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        1        1
#	Metal2        1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.17 (MB), peak = 1814.75 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.01 (MB), peak = 1814.75 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98309 um.
#Total half perimeter of net bounding box = 89836 um.
#Total wire length on LAYER Metal1 = 6298 um.
#Total wire length on LAYER Metal2 = 16971 um.
#Total wire length on LAYER Metal3 = 59913 um.
#Total wire length on LAYER Metal4 = 15127 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14445
#Total number of multi-cut vias = 12993 ( 89.9%)
#Total number of single cut vias = 1452 ( 10.1%)
#Up-Via Summary (total 14445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
# Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
# Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
#-----------------------------------------------------------
#                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.97 (MB)
#Total memory = 1755.16 (MB)
#Peak memory = 1814.75 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.20 (MB), peak = 1814.75 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98309 um.
#Total half perimeter of net bounding box = 89836 um.
#Total wire length on LAYER Metal1 = 6298 um.
#Total wire length on LAYER Metal2 = 16971 um.
#Total wire length on LAYER Metal3 = 59913 um.
#Total wire length on LAYER Metal4 = 15127 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14445
#Total number of multi-cut vias = 12993 ( 89.9%)
#Total number of single cut vias = 1452 ( 10.1%)
#Up-Via Summary (total 14445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
# Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
# Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
#-----------------------------------------------------------
#                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98309 um.
#Total half perimeter of net bounding box = 89836 um.
#Total wire length on LAYER Metal1 = 6298 um.
#Total wire length on LAYER Metal2 = 16971 um.
#Total wire length on LAYER Metal3 = 59913 um.
#Total wire length on LAYER Metal4 = 15127 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14445
#Total number of multi-cut vias = 12993 ( 89.9%)
#Total number of single cut vias = 1452 ( 10.1%)
#Up-Via Summary (total 14445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
# Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
# Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
#-----------------------------------------------------------
#                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Analyzing shielding information. 
#ECO shield region = 43.75% (per shield region), 20.10% (per design) 
#Total shield nets = 2, shielding-eco nets = 2, non-dirty nets = 0 no-shield-wire nets = 0 skip-routing nets = 0.
#  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.29 (MB), peak = 1814.75 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.44 (MB), peak = 1814.75 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.48 (MB), peak = 1814.75 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.48 (MB), peak = 1814.75 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.67 (MB), peak = 1814.75 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.68 (MB), peak = 1814.75 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD VDD1 
#
#Number of nets with shield attribute: 2
#Number of nets reported: 2
#Number of nets without shielding: 0
#Average ratio                   : 0.976
#
#Name   Average Length     Shield    Ratio
#Metal2:           4.3        5.3     0.623
#Metal3:          47.2       94.3     0.999
#Metal4:          31.2       61.7     0.990
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.976
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       10.7     0.623
#Metal3:          94.4      188.6     0.999
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Preferred routing layer range: Metal2 - Metal4
#Average (PrefLayerOnly) ratio   : 0.976
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       10.7     0.623
#Metal3:          94.4      188.6     0.999
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1755.69 (MB), peak = 1814.75 (MB)
#Start routing data preparation on Wed Apr 24 16:52:09 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3142 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.71 (MB), peak = 1814.75 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Apr 24 16:52:09 2024
#
#
#Start Post Route Wire Spread.
#Done with 293 horizontal wires in 6 hboxes and 128 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 98270 um.
#Total half perimeter of net bounding box = 89672 um.
#Total wire length on LAYER Metal1 = 6350 um.
#Total wire length on LAYER Metal2 = 16976 um.
#Total wire length on LAYER Metal3 = 59865 um.
#Total wire length on LAYER Metal4 = 15079 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14428
#Total number of multi-cut vias = 12993 ( 90.1%)
#Total number of single cut vias = 1435 (  9.9%)
#Up-Via Summary (total 14428):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           992 ( 12.6%)      6865 ( 87.4%)       7857
# Metal2           413 (  7.8%)      4856 ( 92.2%)       5269
# Metal3            30 (  2.3%)      1272 ( 97.7%)       1302
#-----------------------------------------------------------
#                 1435 (  9.9%)     12993 ( 90.1%)      14428 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1757.29 (MB), peak = 1814.75 (MB)
#CELL_VIEW sparc_exu_alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD VDD1 
#
#Number of nets with shield attribute: 2
#Number of nets reported: 2
#Number of nets without shielding: 0
#Average ratio                   : 0.976
#
#Name   Average Length     Shield    Ratio
#Metal2:           4.3        5.3     0.623
#Metal3:          47.2       94.3     0.999
#Metal4:          31.2       61.7     0.990
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.976
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       10.7     0.623
#Metal3:          94.4      188.6     0.999
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Preferred routing layer range: Metal2 - Metal4
#Average (PrefLayerOnly) ratio   : 0.976
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       10.7     0.623
#Metal3:          94.4      188.6     0.999
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98435 um.
#Total half perimeter of net bounding box = 89836 um.
#Total wire length on LAYER Metal1 = 6350 um.
#Total wire length on LAYER Metal2 = 16984 um.
#Total wire length on LAYER Metal3 = 59959 um.
#Total wire length on LAYER Metal4 = 15141 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14445
#Total number of multi-cut vias = 12993 ( 89.9%)
#Total number of single cut vias = 1452 ( 10.1%)
#Up-Via Summary (total 14445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
# Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
# Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
#-----------------------------------------------------------
#                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 13.11 (MB)
#Total memory = 1757.29 (MB)
#Peak memory = 1814.75 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -18.98 (MB)
#Total memory = 1684.85 (MB)
#Peak memory = 1814.75 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 24 16:52:10 2024
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:09.0/0:00:09.1 (1.0), totSession cpu/real = 0:01:15.8/0:01:23.3 (0.9), mem = 2234.0M
**optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 1684.5M, totSessionCpu=0:01:16 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=3145)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Apr 24 16:52:11 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.56 (MB), peak = 1814.75 (MB)
#Start routing data preparation on Wed Apr 24 16:52:11 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3142 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.56 (MB), peak = 1814.75 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1722.54 (MB), peak = 1814.75 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1725.06 (MB), peak = 1814.75 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1725.06 (MB)
#Peak memory = 1814.75 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 10 hboxes with single thread on machine with  Xeon 3.20GHz 19712KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 2632 nets were built. 772 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    35.11 (MB), total memory =  1760.20 (MB), peak memory =  1814.75 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.10 (MB), peak = 1814.75 (MB)
#RC Statistics: 15254 Res, 9970 Ground Cap, 5203 XCap (Edge to Edge)
#RC V/H edge ratio: 0.73, Avg V/H Edge Length: 11570.30 (9313), Avg L-Edge Length: 9808.40 (3986)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17989 nodes, 15357 edges, and 10608 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.04 (MB), peak = 1814.75 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2282.484M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d specified
Cell sparc_exu_alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2282.484M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 32.32 (MB)
#Total memory = 1738.88 (MB)
#Peak memory = 1814.75 (MB)
#
#772 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(46872258)
#Calculate SNet Signature in MT (51845205)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.04 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
**optDesign ... cpu = 0:00:52, real = 0:00:55, mem = 1714.8M, totSessionCpu=0:01:23 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2273.17)
*** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Worst)
Reading RCDB with compressed RC data.
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  83.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2296.38 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2296.38 CPU=0:00:01.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2296.38)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2296.38 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2296.38 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2261.5)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2633. 
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2307.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2307.2 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:01:26 mem=2331.2M)
 Report initialization with DMUpdate ... (2, Worst)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:59, mem = 1746.4M, totSessionCpu=0:01:26 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.184
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
 Report initialization with DMUpdate ... (2, Worst)
*** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:26.1/0:01:34.7 (0.9), mem = 2332.9M
*info: 6 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 504 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -0.438 Density 10.18
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.105| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.184|-0.438|
|HEPG      |-0.184|-0.438|
|All Paths |-0.184|-0.438|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
|  -0.184|   -0.184|  -0.438|   -0.438|   10.18%|   0:00:00.0| 2463.6M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
|  -0.184|   -0.184|  -0.438|   -0.438|   10.18%|   0:00:00.0| 2463.6M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2463.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2463.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.105| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.184|-0.438|
|HEPG      |-0.184|-0.438|
|All Paths |-0.184|-0.438|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.105| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.184|-0.438|
|HEPG      |-0.184|-0.438|
|All Paths |-0.184|-0.438|
+----------+------+------+


*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2463.6M) ***
*** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:27.1/0:01:35.7 (0.9), mem = 2385.5M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1792.7M, totSessionCpu=0:01:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2357.16M, totSessionCpu=0:01:27).
**optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1792.7M, totSessionCpu=0:01:27 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
OPTC: user 20.0
Reported timing to dir timingReports/optRoute
**optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1790.7M, totSessionCpu=0:01:27 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2355.58)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  84.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2342.65 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2342.65 CPU=0:00:01.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2342.65)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  12.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2342.65 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2342.65 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2299.77)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 26. 
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2633. 
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  8.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2344.46 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2344.46 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:01:31 mem=2368.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.184  | -0.184  |   N/A   |  0.105  |
|                    | -0.437  | -0.437  |   N/A   |  0.000  |
|                    |    3    |    3    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.061  |   N/A   | -0.011  |
|           TNS (ns):| -0.087  |  0.000  |   N/A   | -0.087  |
|    Violating Paths:|   18    |    0    |   N/A   |   18    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold | -0.011  |  0.061  |   N/A   | -0.011  |
|                    | -0.087  |  0.000  |   N/A   | -0.087  |
|                    |   18    |    0    |   N/A   |   18    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:07, mem = 1842.1M, totSessionCpu=0:01:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] : cpu/real = 0:01:02.8/0:01:07.3 (0.9), totSession cpu/real = 0:01:32.9/0:01:43.4 (0.9), mem = 2368.2M
<CMD> setOptMode -holdTargetSlack 0.075
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -hold -outDir timingReports/optRoute -prefix optRouteHoldIncr -expandedViews
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1802.9M, totSessionCpu=0:01:33 **
*** optDesign #2 [begin] : totSession cpu/real = 0:01:33.0/0:01:43.4 (0.9), mem = 2335.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:33.0/0:01:43.4 (0.9), mem = 2335.2M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractDesignSignature                        91830039
setNanoRouteMode -extractRcModelFile                            /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           25.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeFillerInstPrefix                         FILL
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReInsertFillerCellList                   {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
setNanoRouteMode -routeReInsertFillerCellListFromFile           false
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithNewSiDriven                          true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  .timing_file_218477.tif.gz
setDesignMode -process                                          45
setDesignMode -topRoutingLayer                                  Metal4
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -equivalent_waveform_model_propagation          true
setDelayCalMode -equivalent_waveform_model_type                 ecsm
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { AV_0100_bc_rc0_hold }
setOptMode -activeSetupViews                                    { AV_0100_wc_rc125_setup }
setOptMode -autoHoldViews                                       { AV_0100_bc_rc0_hold}
setOptMode -autoSetupViews                                      { AV_0100_wc_rc125_setup}
setOptMode -autoTDGRSetupViews                                  { AV_0100_wc_rc125_setup}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -fixHoldAllowSetupTnsDegrade                         false
setOptMode -holdTargetSlack                                     0.0749
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -analysisType                                         aae
setSIMode -delta_delay_annotation_mode                          lumpedOnNet
setSIMode -detailedReports                                      false
setSIMode -enable_glitch_report                                 true
setSIMode -num_si_iteration                                     3
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[GPS-MSV]   Power Domain 'TOP' (tag=2) Default
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell ACHCONX2HVT, site CoreSite.
	Cell ADDFHX1HVT, site CoreSite.
	Cell ADDFHX2HVT, site CoreSite.
	Cell ADDFHX4HVT, site CoreSite.
	Cell ADDFHXLHVT, site CoreSite.
	Cell ADDFX1HVT, site CoreSite.
	Cell ADDFX2HVT, site CoreSite.
	Cell ADDFX4HVT, site CoreSite.
	Cell ADDFXLHVT, site CoreSite.
	Cell ADDHX1HVT, site CoreSite.
	Cell ADDHX2HVT, site CoreSite.
	Cell ADDHX4HVT, site CoreSite.
	Cell ADDHXLHVT, site CoreSite.
	Cell AND2X1HVT, site CoreSite.
	Cell AND2X2HVT, site CoreSite.
	Cell AND2X4HVT, site CoreSite.
	Cell AND2X6HVT, site CoreSite.
	Cell AND2X8HVT, site CoreSite.
	Cell AND2XLHVT, site CoreSite.
	Cell AND3X1HVT, site CoreSite.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1765.5M, totSessionCpu=0:01:34 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

Begin checking placement ... (start mem=2298.2M, init mem=2298.2M)
*info: Placed = 2294           (Fixed = 5)
*info: Unplaced = 0           
Placement Density:10.18%(4764/46803)
Placement Density (including fixed std cells):10.18%(4764/46803)
PowerDomain Density <TOP>:10.18%(4764/46803)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2298.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.0749
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:34.3/0:01:44.7 (0.9), mem = 2298.2M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #9 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(46872258)
#Calculate SNet Signature in MT (51845205)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.24GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.79 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
The design is extracted. Skipping TQuantus.
Deleted 0 physical inst  (cell FILL64 / prefix FILL).
Deleted 0 physical inst  (cell FILL32 / prefix FILL).
Deleted 0 physical inst  (cell FILL16 / prefix FILL).
Deleted 0 physical inst  (cell FILL8 / prefix FILL).
Deleted 0 physical inst  (cell FILL4 / prefix FILL).
Deleted 0 physical inst  (cell FILL2 / prefix FILL).
Deleted 0 physical inst  (cell FILL1 / prefix FILL).
**INFO: flowCheckPoint #10 OptimizationHold
Deleted 0 physical inst  (cell FILL64 / prefix FILL).
Deleted 0 physical inst  (cell FILL32 / prefix FILL).
Deleted 0 physical inst  (cell FILL16 / prefix FILL).
Deleted 0 physical inst  (cell FILL8 / prefix FILL).
Deleted 0 physical inst  (cell FILL4 / prefix FILL).
Deleted 0 physical inst  (cell FILL2 / prefix FILL).
Deleted 0 physical inst  (cell FILL1 / prefix FILL).
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
 Report initialization with DMUpdate ... (2, Worst)
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:35 mem=2344.9M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:35.4/0:01:45.9 (0.9), mem = 2344.9M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2367.26)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  84.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2354.32 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2354.32 CPU=0:00:01.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2354.32)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  12.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2354.32 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2354.32 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2303.44)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 26. 
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2633. 
Total number of fetched objects 2633
AAE_INFO-618: Total number of nets in the design is 3145,  8.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2347.12 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2347.12 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:01:39 mem=2371.1M)

Active hold views:
 AV_0100_bc_rc0_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:01:39 mem=2403.1M ***
OPTC: user 20.0
Done building hold timer [5187 node(s), 6300 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:01:39 mem=2403.1M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:40 mem=2415.2M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 44.2 ps, libStdDelay = 25.6 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AV_0100_wc_rc125_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.061  |   N/A   | -0.011  |
|           TNS (ns):| -0.087  |  0.000  |   N/A   | -0.087  |
|    Violating Paths:|   18    |    0    |   N/A   |   18    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1770.1M, totSessionCpu=0:01:42 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:06.7/0:00:06.8 (1.0), totSession cpu/real = 0:01:42.1/0:01:52.6 (0.9), mem = 2369.3M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:42.1/0:01:52.6 (0.9), mem = 2369.3M
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:01:42 mem=2482.4M density=10.178% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.09|      17|          0|       0(     0)|   10.18%|   0:00:00.0|  2482.4M|
|   1|  -0.011|    -0.09|      17|          0|       8(     8)|   10.18%|   0:00:00.0|  2509.5M|
|   2|  -0.011|    -0.09|      17|          0|       0(     0)|   10.18%|   0:00:00.0|  2509.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.09|      17|          0|       0(     0)|   10.18%|   0:00:00.0|  2509.5M|
|   1|   0.021|     0.00|       0|         86|       1(     0)|   11.12%|   0:00:02.0|  2547.7M|
|   2|   0.075|     0.00|       0|         14|       2(     0)|   11.22%|   0:00:01.0|  2547.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 100 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 11 instances resized for Phase I
*info:        in which 8 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:01:45 mem=2547.7M density=11.224% ***

*info:
*info: Added a total of 100 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            9 cells of type 'CLKBUFX2' used
*info:           15 cells of type 'CLKBUFX2LVT' used
*info:            1 cell  of type 'CLKBUFX3' used
*info:            1 cell  of type 'CLKBUFX3LVT' used
*info:            1 cell  of type 'CLKBUFX4' used
*info:            1 cell  of type 'CLKBUFX4LVT' used
*info:            1 cell  of type 'CLKBUFX6' used
*info:            1 cell  of type 'DLY1X1' used
*info:            2 cells of type 'DLY1X1LVT' used
*info:           50 cells of type 'DLY2X1' used
*info:           15 cells of type 'DLY2X4' used
*info:            3 cells of type 'DLY3X1' used
*info:
*info: Total 11 instances resized
*info:       in which 8 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:01:45 mem=2547.7M density=11.224%) ***
**INFO: total 111 insts, 0 nets marked don't touch
**INFO: total 111 insts, 0 nets marked don't touch DB property
**INFO: total 111 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:45.2/0:01:55.8 (0.9), mem = 2417.6M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1812.4M, totSessionCpu=0:01:45 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2417.72M, totSessionCpu=0:01:45).
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1812.4M, totSessionCpu=0:01:45 **

Running refinePlace -preserveRouting true
*** Starting refinePlace (0:01:46 mem=2455.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2423.9MB
Summary Report:
Instances move: 0 (out of 2389 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2423.9MB
*** Finished refinePlace (0:01:46 mem=2423.9M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.176  | -0.176  |   N/A   |  0.113  |
|           TNS (ns):| -0.417  | -0.417  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.224%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1811.5M, totSessionCpu=0:01:46 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 196
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 196
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:45.9/0:01:56.4 (0.9), mem = 2391.5M

globalDetailRoute

#Start globalDetailRoute on Wed Apr 24 16:52:43 2024
#
#num needed restored net=0
#need_extraction net=0 (total=3245)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
#Total number of routable nets = 2732.
#Total number of nets in the design = 3245.
#204 routable nets do not have any wires.
#2528 routable nets have routed wires.
#204 nets will be global routed.
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Wed Apr 24 16:52:44 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3242 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 110/0 dirty instances, 196/24 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(109 insts marked dirty, reset pre-exisiting dirty flag on 111 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1812.86 (MB), peak = 1884.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1830.88 (MB), peak = 1884.11 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Apr 24 16:52:45 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 22.28 (MB)
#Total memory = 1830.88 (MB)
#Peak memory = 1884.11 (MB)
#
#
#Start global routing on Wed Apr 24 16:52:45 2024
#
#
#Start global routing initialization on Wed Apr 24 16:52:45 2024
#
#Number of eco nets is 130
#
#Start global routing data preparation on Wed Apr 24 16:52:45 2024
#
#Start routing resource analysis on Wed Apr 24 16:52:45 2024
#
#Routing resource analysis is done on Wed Apr 24 16:52:45 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1003         387        8536     7.25%
#  Metal2         V         971         479        8536     4.39%
#  Metal3         H        1020         370        8536     0.00%
#  Metal4         V        1013         437        8536     6.08%
#  --------------------------------------------------------------
#  Total                   4007      29.40%       34144     4.43%
#
#  9 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Apr 24 16:52:45 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.93 (MB), peak = 1884.11 (MB)
#
#
#Global routing initialization is done on Wed Apr 24 16:52:45 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.93 (MB), peak = 1884.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.47 (MB), peak = 1884.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.47 (MB), peak = 1884.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
#Total number of routable nets = 2732.
#Total number of nets in the design = 3245.
#
#2732 routable nets have routed wires.
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------
#             Rules   Unconstrained  
#----------------------------------
#           Default             204  
#  default_2x_space               0  
#----------------------------------
#             Total             204  
#----------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------------------
#           Default                  7           0            0              0            2719  
#  default_2x_space                  0           2            4              4               0  
#---------------------------------------------------------------------------------------------
#             Total                  7           2            4              4            2719  
#---------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        2(0.02%)      0(0.00%)   (0.02%)
#  Metal2       15(0.18%)      4(0.05%)   (0.22%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     17(0.05%)      4(0.01%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.01% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98981 um.
#Total half perimeter of net bounding box = 90499 um.
#Total wire length on LAYER Metal1 = 6346 um.
#Total wire length on LAYER Metal2 = 17150 um.
#Total wire length on LAYER Metal3 = 60286 um.
#Total wire length on LAYER Metal4 = 15198 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14814
#Total number of multi-cut vias = 12946 ( 87.4%)
#Total number of single cut vias = 1868 ( 12.6%)
#Up-Via Summary (total 14814):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1207 ( 15.0%)      6837 ( 85.0%)       8044
# Metal2           600 ( 11.0%)      4837 ( 89.0%)       5437
# Metal3            61 (  4.6%)      1272 ( 95.4%)       1333
#-----------------------------------------------------------
#                 1868 ( 12.6%)     12946 ( 87.4%)      14814 
#
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.92 (MB)
#Total memory = 1835.79 (MB)
#Peak memory = 1884.11 (MB)
#
#Finished global routing on Wed Apr 24 16:52:45 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.18 (MB), peak = 1884.11 (MB)
#Start Track Assignment.
#Done with 101 horizontal wires in 3 hboxes and 79 vertical wires in 3 hboxes.
#Done with 4 horizontal wires in 3 hboxes and 9 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98956 um.
#Total half perimeter of net bounding box = 90499 um.
#Total wire length on LAYER Metal1 = 6346 um.
#Total wire length on LAYER Metal2 = 17141 um.
#Total wire length on LAYER Metal3 = 60273 um.
#Total wire length on LAYER Metal4 = 15196 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14814
#Total number of multi-cut vias = 12946 ( 87.4%)
#Total number of single cut vias = 1868 ( 12.6%)
#Up-Via Summary (total 14814):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1207 ( 15.0%)      6837 ( 85.0%)       8044
# Metal2           600 ( 11.0%)      4837 ( 89.0%)       5437
# Metal3            61 (  4.6%)      1272 ( 95.4%)       1333
#-----------------------------------------------------------
#                 1868 ( 12.6%)     12946 ( 87.4%)      14814 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.14 (MB), peak = 1884.11 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 30.54 (MB)
#Total memory = 1839.14 (MB)
#Peak memory = 1884.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.92% of the total area was rechecked for DRC, and 15.00% required routing.
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#109 out of 2394 instances (4.6%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Totals        5        5
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1848.13 (MB), peak = 1884.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.86 (MB), peak = 1884.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98947 um.
#Total half perimeter of net bounding box = 90499 um.
#Total wire length on LAYER Metal1 = 6231 um.
#Total wire length on LAYER Metal2 = 17156 um.
#Total wire length on LAYER Metal3 = 60363 um.
#Total wire length on LAYER Metal4 = 15196 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14954
#Total number of multi-cut vias = 12822 ( 85.7%)
#Total number of single cut vias = 2132 ( 14.3%)
#Up-Via Summary (total 14954):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1296 ( 16.1%)      6736 ( 83.9%)       8032
# Metal2           765 ( 13.7%)      4816 ( 86.3%)       5581
# Metal3            71 (  5.3%)      1270 ( 94.7%)       1341
#-----------------------------------------------------------
#                 2132 ( 14.3%)     12822 ( 85.7%)      14954 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 7.72 (MB)
#Total memory = 1846.86 (MB)
#Peak memory = 1884.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.90 (MB), peak = 1884.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98947 um.
#Total half perimeter of net bounding box = 90499 um.
#Total wire length on LAYER Metal1 = 6231 um.
#Total wire length on LAYER Metal2 = 17156 um.
#Total wire length on LAYER Metal3 = 60363 um.
#Total wire length on LAYER Metal4 = 15196 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14954
#Total number of multi-cut vias = 12822 ( 85.7%)
#Total number of single cut vias = 2132 ( 14.3%)
#Up-Via Summary (total 14954):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1296 ( 16.1%)      6736 ( 83.9%)       8032
# Metal2           765 ( 13.7%)      4816 ( 86.3%)       5581
# Metal3            71 (  5.3%)      1270 ( 94.7%)       1341
#-----------------------------------------------------------
#                 2132 ( 14.3%)     12822 ( 85.7%)      14954 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 98947 um.
#Total half perimeter of net bounding box = 90499 um.
#Total wire length on LAYER Metal1 = 6231 um.
#Total wire length on LAYER Metal2 = 17156 um.
#Total wire length on LAYER Metal3 = 60363 um.
#Total wire length on LAYER Metal4 = 15196 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14954
#Total number of multi-cut vias = 12822 ( 85.7%)
#Total number of single cut vias = 2132 ( 14.3%)
#Up-Via Summary (total 14954):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1296 ( 16.1%)      6736 ( 83.9%)       8032
# Metal2           765 ( 13.7%)      4816 ( 86.3%)       5581
# Metal3            71 (  5.3%)      1270 ( 94.7%)       1341
#-----------------------------------------------------------
#                 2132 ( 14.3%)     12822 ( 85.7%)      14954 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Analyzing shielding information. 
#ECO shield region = 45.31% (per shield region), 20.67% (per design) 
#Total shield nets = 2, shielding-eco nets = 2, non-dirty nets = 0 no-shield-wire nets = 0 skip-routing nets = 0.
#  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.90 (MB), peak = 1884.11 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.99 (MB), peak = 1884.11 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.20 (MB), peak = 1884.11 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.20 (MB), peak = 1884.11 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.11 (MB), peak = 1884.11 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.11 (MB), peak = 1884.11 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD VDD1 
#
#Number of nets with shield attribute: 2
#Number of nets reported: 2
#Number of nets without shielding: 0
#Average ratio                   : 0.976
#
#Name   Average Length     Shield    Ratio
#Metal2:           4.3        5.3     0.623
#Metal3:          47.2       94.3     0.999
#Metal4:          31.2       61.7     0.990
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.976
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       10.7     0.623
#Metal3:          94.4      188.6     0.999
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Preferred routing layer range: Metal2 - Metal4
#Average (PrefLayerOnly) ratio   : 0.976
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       10.7     0.623
#Metal3:          94.4      188.6     0.999
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1847.11 (MB), peak = 1884.11 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 7.98 (MB)
#Total memory = 1847.11 (MB)
#Peak memory = 1884.11 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -30.73 (MB)
#Total memory = 1780.75 (MB)
#Peak memory = 1884.11 (MB)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 24 16:52:51 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:01:53.2/0:02:03.7 (0.9), mem = 2337.8M
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1780.4M, totSessionCpu=0:01:53 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #12 PostEcoSummary
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=3245)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Apr 24 16:52:51 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.19 (MB), peak = 1884.11 (MB)
#Start routing data preparation on Wed Apr 24 16:52:51 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3242 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.19 (MB), peak = 1884.11 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1814.75 (MB), peak = 1884.11 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1816.32 (MB), peak = 1884.11 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1816.32 (MB)
#Peak memory = 1884.11 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 10 hboxes with single thread on machine with  Xeon 3.25GHz 19712KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 2732 nets were built. 768 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    35.38 (MB), total memory =  1851.75 (MB), peak memory =  1884.11 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.57 (MB), peak = 1884.11 (MB)
#RC Statistics: 15429 Res, 10041 Ground Cap, 5480 XCap (Edge to Edge)
#RC V/H edge ratio: 0.73, Avg V/H Edge Length: 11505.13 (9382), Avg L-Edge Length: 9788.10 (4066)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 18260 nodes, 15528 edges, and 11156 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.72 (MB), peak = 1884.11 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2380.891M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d specified
Cell sparc_exu_alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 2380.891M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:07
#Increased memory = 27.55 (MB)
#Total memory = 1829.74 (MB)
#Peak memory = 1884.11 (MB)
#
#768 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(60363217)
#Calculate SNet Signature in MT (62371813)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.10GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.04 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
**optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1805.9M, totSessionCpu=0:02:00 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2369.29)
*** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Worst)
Reading RCDB with compressed RC data.
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  84.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2392.5 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2392.5 CPU=0:00:01.9 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2392.5)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2392.5 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2392.5 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2357.61)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2733. 
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2404.32 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2404.32 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:02:03 mem=2428.3M)
 Report initialization with DMUpdate ... (2, Worst)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.442  | -0.442  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.224%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1838.1M, totSessionCpu=0:02:04 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #13 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1838.1M, totSessionCpu=0:02:04 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2401.63M, totSessionCpu=0:02:04).
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1838.1M, totSessionCpu=0:02:04 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
OPTC: user 20.0
Reported timing to dir timingReports/optRoute
**optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1836.2M, totSessionCpu=0:02:04 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2400.05)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  84.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2403.13 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2403.13 CPU=0:00:01.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2403.13)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2403.13 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2403.13 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2356.25)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 30. 
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2733. 
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2401.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2401.94 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:02:07 mem=2425.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.442  | -0.442  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.184  | -0.184  |   N/A   |  0.105  |
|                    | -0.442  | -0.442  |   N/A   |  0.000  |
|                    |    3    |    3    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.127  |   N/A   |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold |  0.051  |  0.127  |   N/A   |  0.051  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.224%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:40, mem = 1895.6M, totSessionCpu=0:02:10 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #2 [finish] : cpu/real = 0:00:36.7/0:00:39.9 (0.9), totSession cpu/real = 0:02:09.7/0:02:23.3 (0.9), mem = 2417.8M
<CMD> addFiller
*INFO: Adding fillers to module RC_CG_HIER_INST0.
*INFO:   Added 1517 filler insts (cell FILL64 / prefix FILL_TOP).
*INFO:   Added 199 filler insts (cell FILL32 / prefix FILL_TOP).
*INFO:   Added 374 filler insts (cell FILL16 / prefix FILL_TOP).
*INFO:   Added 664 filler insts (cell FILL8 / prefix FILL_TOP).
*INFO:   Added 911 filler insts (cell FILL4 / prefix FILL_TOP).
*INFO:   Added 1051 filler insts (cell FILL2 / prefix FILL_TOP).
*INFO:   Added 992 filler insts (cell FILL1 / prefix FILL_TOP).
*INFO: Total 5708 filler insts added - prefix FILL_TOP (CPU: 0:00:00.3).
For 5708 new insts, <CMD> timeDesign -postRoute -outDir timingReports/optRoute -prefix optRouteSetupFinal -expandedViews
*** timeDesign #1 [begin] : totSession cpu/real = 0:02:10.0/0:02:23.6 (0.9), mem = 2364.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42859995)
#Calculate SNet Signature in MT (44868591)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1854.79 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.48 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
#num needed restored net=0
#need_extraction net=0 (total=3245)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Apr 24 16:53:11 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.01 (MB), peak = 1940.50 (MB)
#Start routing data preparation on Wed Apr 24 16:53:11 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3242 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.92 (MB), peak = 1940.50 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1885.39 (MB), peak = 1940.50 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
#Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
#(i=11, n=11 2000)
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV-On
# Corner(s) : 
#rc0 [ 0.00] 
#rc125 [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
#found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
#found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1886.36 (MB), peak = 1940.50 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1886.36 (MB)
#Peak memory = 1940.50 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 10 hboxes with single thread on machine with  Xeon 3.16GHz 19712KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 2732 nets were built. 768 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    38.21 (MB), total memory =  1925.26 (MB), peak memory =  1940.50 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1904.34 (MB), peak = 1940.50 (MB)
#RC Statistics: 15429 Res, 10041 Ground Cap, 5480 XCap (Edge to Edge)
#RC V/H edge ratio: 0.73, Avg V/H Edge Length: 11505.13 (9382), Avg L-Edge Length: 9788.10 (4066)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 18260 nodes, 15528 edges, and 11156 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.35 (MB), peak = 1940.50 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2447.391M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d specified
Cell sparc_exu_alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 2447.391M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 24.42 (MB)
#Total memory = 1901.34 (MB)
#Peak memory = 1940.50 (MB)
#
#768 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42859995)
#Calculate SNet Signature in MT (44868591)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -27.70 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2406.29)
*** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Worst)
Reading RCDB with compressed RC data.
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  84.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2412.43 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2412.43 CPU=0:00:01.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2412.43)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2412.43 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2412.43 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2345.55)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2733. 
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2391.25 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2391.25 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:02:20 mem=2415.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.442  | -0.442  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.184  | -0.184  |   N/A   |  0.105  |
|                    | -0.442  | -0.442  |   N/A   |  0.000  |
|                    |    3    |    3    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.224%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports/optRoute
Total CPU time: 11.04 sec
Total Real time: 14.0 sec
Total Memory Usage: 2390.296875 Mbytes
Reset AAE Options
*** timeDesign #1 [finish] : cpu/real = 0:00:11.0/0:00:14.1 (0.8), totSession cpu/real = 0:02:21.0/0:02:37.7 (0.9), mem = 2390.3M
<CMD> timeDesign -postRoute -hold -outDir timingReports/optRoute -prefix optRouteHoldFinal -expandedViews
*** timeDesign #2 [begin] : totSession cpu/real = 0:02:21.0/0:02:37.8 (0.9), mem = 2390.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42859995)
#Calculate SNet Signature in MT (44868591)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.28GHz 19712KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1816.26 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
The design is extracted. Skipping TQuantus.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On (EWM-WFP)
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2356.19)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Reading RCDB with compressed RC data.
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  84.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2387.88 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2387.88 CPU=0:00:01.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2411.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2411.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2387.88)
 Report initialization with DMUpdate ... (1, Worst)
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2388.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2388.88 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2412.9M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2412.9M)
Starting SI iteration 3
Start delay calculation (fullDC) (1 T). (MEM=2353)
 Report initialization with DMUpdate ... (2, Worst)
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 30. 
Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2733. 
Total number of fetched objects 2733
AAE_INFO-618: Total number of nets in the design is 3245,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2398.68 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2398.68 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:24 mem=2422.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AV_0100_bc_rc0_hold 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.127  |   N/A   |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold |  0.051  |  0.127  |   N/A   |  0.051  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Density: 11.224%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir timingReports/optRoute
Total CPU time: 3.43 sec
Total Real time: 3.0 sec
Total Memory Usage: 2326.941406 Mbytes
Reset AAE Options
*** timeDesign #2 [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:02:24.5/0:02:41.2 (0.9), mem = 2326.9M
<CMD> defOut -floorplan -placement -netlist -routing ../DesignDataOut/optRoute.def.gz
Writing DEF file '../DesignDataOut/optRoute.def.gz', current time is Wed Apr 24 16:53:28 2024 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '../DesignDataOut/optRoute.def.gz' is written, current time is Wed Apr 24 16:53:29 2024 ...
<CMD> saveNetlist ../DesignDataOut/optRoute.v -excludeLeafCell
Writing Netlist "../DesignDataOut/optRoute.v" ...
<CMD> saveNetlist ../DesignDataOut/optRoute.phys.v -excludeLeafCell -phys
Writing Netlist "../DesignDataOut/optRoute.phys.v" ...
**WARN: (IMPVL-515):	Found only one pg fterm in top module (sparc_exu_alu).
Pwr name (VDD1).
Pwr name (VDD).
Gnd name (VSS).
2 Pwr names and 1 Gnd names.
<CMD> all_constraint_modes 
0100_mode
<CMD> get_constraint_mode  $mode -sdc_files 
/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc
<CMD> update_constraint_mode -name 0100_mode -sdc "/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc"
Reading timing constraints file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc' ...
Current (total cpu=0:02:25, real=0:02:45, peak res=1940.5M, current mem=1773.9M)
sparc_exu_alu
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1785.1M, current mem=1785.1M)
Current (total cpu=0:02:25, real=0:02:46, peak res=1940.5M, current mem=1785.1M)
Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_wc_rc125_setup/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_bc_rc0_hold/latency.sdc' ...
Current (total cpu=0:02:25, real=0:02:46, peak res=1940.5M, current mem=1785.1M)
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1814.8M, current mem=1814.8M)
Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1814.8M)
Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1814.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.6M, current mem=1816.6M)
Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1816.6M)
Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1816.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1818.4M, current mem=1818.4M)
Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1818.4M)
<CMD> saveDesign ../DesignDataOut/optRoute.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/24 16:53:30, mem=1821.6M)
% Begin Save ccopt configuration ... (date=04/24 16:53:30, mem=1821.6M)
% End Save ccopt configuration ... (date=04/24 16:53:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1822.9M, current mem=1822.9M)
% Begin Save netlist data ... (date=04/24 16:53:30, mem=1822.9M)
Writing Binary DB to ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 16:53:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1822.9M, current mem=1822.9M)
Saving symbol-table file ...
Saving congestion map file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 16:53:30, mem=1823.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 16:53:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1823.5M, current mem=1823.5M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file ../DesignDataOut/optRoute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 16:53:31, mem=1826.4M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=04/24 16:53:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1826.8M, current mem=1826.8M)
Saving PG file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 16:53:31 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2366.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 16:53:31, mem=1827.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 16:53:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.0M, current mem=1827.0M)
% Begin Save routing data ... (date=04/24 16:53:31, mem=1827.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2366.0M) ***
% End Save routing data ... (date=04/24 16:53:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1827.1M, current mem=1827.1M)
Saving property file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2369.0M) ***
#Saving pin access data to file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.apa ...
#
Saving preRoute extracted patterns in file '../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.techData.gz' ...
Saving preRoute extraction data in directory '../DesignDataOut/optRoute.enc.dat/extraction/' ...
Saving CPF database ...
AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc AV_0100_wc_rc125_hold_dc
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=04/24 16:53:33, mem=1830.4M)
% End Save power constraints data ... (date=04/24 16:53:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.5M, current mem=1830.5M)
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
Generated self-contained design optRoute.enc.dat
#% End save design ... (date=04/24 16:53:34, total cpu=0:00:01.4, real=0:00:04.0, peak res=1833.0M, current mem=1833.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> saveDesign ../DesignDataIn/dbs/optRoute.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/24 16:53:34, mem=1833.0M)
% Begin Save ccopt configuration ... (date=04/24 16:53:34, mem=1833.0M)
% End Save ccopt configuration ... (date=04/24 16:53:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.0M, current mem=1833.0M)
% Begin Save netlist data ... (date=04/24 16:53:34, mem=1833.0M)
Writing Binary DB to ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 16:53:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.0M, current mem=1833.0M)
Saving symbol-table file ...
Saving congestion map file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 16:53:35, mem=1833.0M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 16:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.0M, current mem=1833.0M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file ../DesignDataIn/dbs/optRoute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 16:53:35, mem=1833.1M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=04/24 16:53:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1833.1M, current mem=1833.1M)
Saving PG file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 16:53:35 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2429.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 16:53:36, mem=1833.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 16:53:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.1M, current mem=1833.1M)
% Begin Save routing data ... (date=04/24 16:53:36, mem=1833.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2429.9M) ***
% End Save routing data ... (date=04/24 16:53:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1833.1M, current mem=1833.1M)
Saving property file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2432.9M) ***
#Saving pin access data to file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.apa ...
#
Saving preRoute extracted patterns in file '../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.techData.gz' ...
Saving preRoute extraction data in directory '../DesignDataIn/dbs/optRoute.enc.dat/extraction/' ...
Saving CPF database ...
AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc AV_0100_wc_rc125_hold_dc
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=04/24 16:53:37, mem=1833.3M)
% End Save power constraints data ... (date=04/24 16:53:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.3M, current mem=1833.3M)
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
Generated self-contained design optRoute.enc.dat
#% End save design ... (date=04/24 16:53:38, total cpu=0:00:01.5, real=0:00:04.0, peak res=1833.8M, current mem=1833.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

