\doxysubsubsection{PWR Exported Macros}
\hypertarget{group__PWR__Exported__Macros}{}\label{group__PWR__Exported__Macros}\index{PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether or not a specific PWR flag is set. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear a specific PWR flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga3180f039cf14ef78a64089f387f8f9c2}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_gad240d7bf8f15191b068497b9aead1f1f}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga7bef3f30c9fe267c99d5240fbf3f878c}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+Falling\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga1ca8fd7f3286a176f6be540c75a004c6}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+Falling\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga5b971478563a00e1ee1a9d8ca8054e08}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+Rising\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga1ca57168205f8cd8d1014e6eb9465f2d}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+Rising\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga638033d236eb78c1e5ecb9b49c4e7f36}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga3f66c9c0c214cd08c24674904dcdc4e0}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_gaba4a7968f5c4c4ca6a7047b147ba18d4}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}}()~LL\+\_\+\+EXTI\+\_\+\+Generate\+SWI\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_ga5e66fa75359b51066e0731ac1e5ae438}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}()~LL\+\_\+\+EXTI\+\_\+\+Read\+Flag\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Check whether or not the PVD EXTI interrupt flag is set. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWR__Exported__Macros_gac0fb2218bc050f5d8fdb1a3f28590352}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}()~LL\+\_\+\+EXTI\+\_\+\+Clear\+Flag\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Clear the PVD EXTI interrupt flag. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWR__Exported__Macros_ga96f24bf4b16c9f944cd829100bf746e5}\label{group__PWR__Exported__Macros_ga96f24bf4b16c9f944cd829100bf746e5} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_CLEAR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_FLAG}}
\index{\_\_HAL\_PWR\_CLEAR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_FLAG}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_CLEAR\_FLAG}{\_\_HAL\_PWR\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ \&\ \mbox{\hyperlink{group__PWR__FLAG__REG_gabbc0277f168690cc8545391ac94ffcf3}{PWR\_FLAG\_REG\_MASK}})\ ==\ \mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\_FLAG\_REG\_EXTSCR}})\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>EXTSCR\ =\ (1UL\ <<\ (((\_\_FLAG\_\_)\ \&\ \mbox{\hyperlink{group__PWR__FLAG__REG_ga103f27ad2d215cecf725f58714e737c8}{PWR\_FLAG\_EXTSCR\_CLR\_MASK}})\ >>\ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\_FLAG\_EXTSCR\_CLR\_POS}}))\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_))\ ==\ \mbox{\hyperlink{group__PWREx__Flag_ga2d06760a5769e729b06d41e37036d58e}{PWR\_FLAG\_WU}})\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>SCR\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{PWR\_SCR\_CWUF}})\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>SCR\ =\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}

\end{DoxyCode}


Clear a specific PWR flag. 

\begin{DoxyNote}{Note}
Clearing of flags \{PWR\+\_\+\+FLAG\+\_\+\+STOP, PWR\+\_\+\+FLAG\+\_\+\+STOP2, PWR\+\_\+\+FLAG\+\_\+\+SB\} are grouped\+: clearing of one flag also clears the other ones. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be one of the following values\+:\\
\hline
\end{DoxyParams}
/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---SCR (SRR)-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---/ \begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga2d06760a5769e729b06d41e37036d58e}{PWR\+\_\+\+FLAG\+\_\+\+WU} Wake Up Flag of all pins. \item \doxylink{group__PWREx__Flag_gaa3527e755c08ac2b2d95edd7adc4ee70}{PWR\+\_\+\+FLAG\+\_\+\+WUF1} Wake Up Flag 1. Indicates that a wakeup event was received from the WKUP pin 1. \item \doxylink{group__PWREx__Flag_ga6be7514eb20788bbd92e78eed13c551c}{PWR\+\_\+\+FLAG\+\_\+\+WUF2} Wake Up Flag 2. Indicates that a wakeup event was received from the WKUP pin 2. \item \doxylink{group__PWREx__Flag_ga76716079ff7849bddcbbe8f429d70db3}{PWR\+\_\+\+FLAG\+\_\+\+WUF3} Wake Up Flag 3. Indicates that a wakeup event was received from the WKUP pin 3.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gaa8d92d29871f45b1acbd5abe71800731}{PWR\+\_\+\+FLAG\+\_\+\+WPVD} Wakeup PVD flag\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga946500132dce659c21ab499d30186998}{PWR\+\_\+\+FLAG\+\_\+\+WRFBUSY} Wake-\/up radio busy flag (triggered status\+: wake-\/up event or interruption occurred at least once. Can be cleared by software)\end{DoxyItemize}
/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---EXTSCR-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---/ \begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gaef17b2925b605d3d32fc5e1bf4efb657}{PWR\+\_\+\+FLAG\+\_\+\+LPMODES} System Standby Flag for CPU1.\end{DoxyItemize}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00375}{375}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ ((((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_REG\_MASK)\ ==\ PWR\_FLAG\_REG\_EXTSCR)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>EXTSCR\ =\ (1UL\ <<\ (((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_EXTSCR\_CLR\_MASK)\ >>\ PWR\_FLAG\_EXTSCR\_CLR\_POS))\ \(\backslash\)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_))\ ==\ PWR\_FLAG\_WU)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR-\/>SCR\ =\ PWR\_SCR\_CWUF)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR-\/>SCR\ =\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}

\end{DoxyCode}
\Hypertarget{group__PWR__Exported__Macros_ga2977135bbea35b786805eea640d1c884}\label{group__PWR__Exported__Macros_ga2977135bbea35b786805eea640d1c884} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_GET\_FLAG@{\_\_HAL\_PWR\_GET\_FLAG}}
\index{\_\_HAL\_PWR\_GET\_FLAG@{\_\_HAL\_PWR\_GET\_FLAG}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_GET\_FLAG}{\_\_HAL\_PWR\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ \&\ \mbox{\hyperlink{group__PWR__FLAG__REG_gabbc0277f168690cc8545391ac94ffcf3}{PWR\_FLAG\_REG\_MASK}})\ ==\ \mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\_FLAG\_REG\_SR1}})\ ?\ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>SR1\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \&\ \mbox{\hyperlink{group__PWR__FLAG__REG_gabbc0277f168690cc8545391ac94ffcf3}{PWR\_FLAG\_REG\_MASK}})\ ==\ \mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\_FLAG\_REG\_SR2}})\ ?\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>SR2\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>EXTSCR\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}

\end{DoxyCode}


Check whether or not a specific PWR flag is set. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+:\\
\hline
\end{DoxyParams}
/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---SR1-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---/ \begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gaa3527e755c08ac2b2d95edd7adc4ee70}{PWR\+\_\+\+FLAG\+\_\+\+WUF1} Wake Up Flag 1. Indicates that a wakeup event was received from the WKUP pin 1. \item \doxylink{group__PWREx__Flag_ga6be7514eb20788bbd92e78eed13c551c}{PWR\+\_\+\+FLAG\+\_\+\+WUF2} Wake Up Flag 2. Indicates that a wakeup event was received from the WKUP pin 2. \item \doxylink{group__PWREx__Flag_ga76716079ff7849bddcbbe8f429d70db3}{PWR\+\_\+\+FLAG\+\_\+\+WUF3} Wake Up Flag 3. Indicates that a wakeup event was received from the WKUP pin 3.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gaa8d92d29871f45b1acbd5abe71800731}{PWR\+\_\+\+FLAG\+\_\+\+WPVD} Wakeup PVD flag\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga6be01d28369a777d1d372baa9ed5b488}{PWR\+\_\+\+FLAG\+\_\+\+WUFI} Wake-\/\+Up Flag Internal. Set when a wakeup is detected on the internal wakeup line.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga946500132dce659c21ab499d30186998}{PWR\+\_\+\+FLAG\+\_\+\+WRFBUSY} Wake-\/up radio busy flag (triggered status\+: wake-\/up event or interruption occurred at least once. Can be cleared by software)\end{DoxyItemize}
/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---SR2-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---/ \begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gaf6d8938f2c783359d5928161100594e0}{PWR\+\_\+\+FLAG\+\_\+\+LDORDY} Main LDO ready flag \item \doxylink{group__PWREx__Flag_ga5c52ed8a1758ffed0f47e57b19a17898}{PWR\+\_\+\+FLAG\+\_\+\+SMPSRDY} SMPS ready Flag\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga83a0e30086ec21630b8a175ae48a2672}{PWR\+\_\+\+FLAG\+\_\+\+REGLPS} Low-\/power Regulator 1 started\+: Indicates whether the regulator is ready after a power-\/on reset or a Standby/\+Shutdown. \item \doxylink{group__PWREx__Flag_ga8ed9097fdb76809257ecc0e398a2904f}{PWR\+\_\+\+FLAG\+\_\+\+REGLPF} Low-\/power Regulator 1 flag\+: Indicates whether the regulator 1 is in main mode or is in low-\/power mode.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gacf40639ccc37047134236f3576c357d5}{PWR\+\_\+\+FLAG\+\_\+\+REGMRS} Low-\/power regulator (main regulator or low-\/power regulator used) flag.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gaf2e433473a2382cc4c752abaaeb1d3bc}{PWR\+\_\+\+FLAG\+\_\+\+FLASHRDY} Flash ready flag\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_gadad469c6c3a277918f869cd20613b3a9}{PWR\+\_\+\+FLAG\+\_\+\+VOSF} Voltage Scaling Flag. Indicates whether the regulator is ready in the selected voltage range or is still changing to the required voltage level. \item \doxylink{group__PWREx__Flag_gaefd05d58cc050eeef83a1b5c520b2c2a}{PWR\+\_\+\+FLAG\+\_\+\+PVDO} Power Voltage Detector Output. Indicates whether VDD voltage is below or above the selected PVD threshold.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga383cf87db3c18c7e15cf048ecc4a329e}{PWR\+\_\+\+FLAG\+\_\+\+PVMO3} Peripheral Voltage Monitoring Output 3. Indicates whether VDDA voltage is is below or above PVM3 threshold.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga52b0d56fa90b07d7495ee544f79f34f1}{PWR\+\_\+\+FLAG\+\_\+\+RFEOL} Indicate whether supply voltage is below radio operating level (radio "{}end of life"{}).\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga19e7388c109b5211fb4efef6860b6478}{PWR\+\_\+\+FLAG\+\_\+\+RFBUSYS} Radio busy signal flag (current status). \item \doxylink{group__PWREx__Flag_gae12f694849470ff6b579dfcb33c4d7cd}{PWR\+\_\+\+FLAG\+\_\+\+RFBUSYMS} Radio busy masked signal flag (current status).\end{DoxyItemize}
/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---EXTSCR-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---/ \begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga57b0807c3ba84a4195679c06afc79ad2}{PWR\+\_\+\+FLAG\+\_\+\+STOP} System Stop 0 or Stop1 Flag for CPU1. \item \doxylink{group__PWREx__Flag_ga9b4b3a082c0903f872ee9f19af3e29bc}{PWR\+\_\+\+FLAG\+\_\+\+STOP2} System Stop 2 Flag for CPU1. \item \doxylink{group__PWREx__Flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB} System Standby Flag for CPU1.\end{DoxyItemize}
\begin{DoxyItemize}
\item \doxylink{group__PWREx__Flag_ga1236c74287e27b01dd1dffa49870b7aa}{PWR\+\_\+\+FLAG\+\_\+\+C1\+DEEPSLEEP} CPU1 Deep\+Sleep Flag.\end{DoxyItemize}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00302}{302}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ ((((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_REG\_MASK)\ ==\ PWR\_FLAG\_REG\_SR1)\ ?\ \ \ \(\backslash\)}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>SR1\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_REG\_MASK)\ ==\ PWR\_FLAG\_REG\_SR2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>SR2\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>EXTSCR\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}

\end{DoxyCode}
\Hypertarget{group__PWR__Exported__Macros_gac0fb2218bc050f5d8fdb1a3f28590352}\label{group__PWR__Exported__Macros_gac0fb2218bc050f5d8fdb1a3f28590352} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG@{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG@{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Clear\+Flag\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Clear the PVD EXTI interrupt flag. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00478}{478}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga1ca57168205f8cd8d1014e6eb9465f2d}\label{group__PWR__Exported__Macros_ga1ca57168205f8cd8d1014e6eb9465f2d} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Disable\+Rising\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Disable the PVD Extended Interrupt Falling Trigger. 

\begin{DoxyNote}{Note}
PVD flag polarity is inverted compared to EXTI line, therefore EXTI rising and falling logic edges are inverted versus PVD voltage edges. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00440}{440}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_gad240d7bf8f15191b068497b9aead1f1f}\label{group__PWR__Exported__Macros_gad240d7bf8f15191b068497b9aead1f1f} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Disable the PVD Extended Interrupt line. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00404}{404}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga1ca8fd7f3286a176f6be540c75a004c6}\label{group__PWR__Exported__Macros_ga1ca8fd7f3286a176f6be540c75a004c6} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Disable\+Falling\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Disable the PVD Extended Interrupt Rising Trigger. 

\begin{DoxyNote}{Note}
PVD flag polarity is inverted compared to EXTI line, therefore EXTI rising and falling logic edges are inverted versus PVD voltage edges. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00424}{424}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga3f66c9c0c214cd08c24674904dcdc4e0}\label{group__PWR__Exported__Macros_ga3f66c9c0c214cd08c24674904dcdc4e0} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \textcolor{keywordflow}{do}\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Disable the PVD Extended Interrupt Rising \& Falling Trigger. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00456}{456}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ \ \}\ while(0)}}

\end{DoxyCode}
\Hypertarget{group__PWR__Exported__Macros_ga5b971478563a00e1ee1a9d8ca8054e08}\label{group__PWR__Exported__Macros_ga5b971478563a00e1ee1a9d8ca8054e08} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Enable\+Rising\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Enable the PVD Extended Interrupt Falling Trigger. 

\begin{DoxyNote}{Note}
PVD flag polarity is inverted compared to EXTI line, therefore EXTI rising and falling logic edges are inverted versus PVD voltage edges. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00432}{432}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga3180f039cf14ef78a64089f387f8f9c2}\label{group__PWR__Exported__Macros_ga3180f039cf14ef78a64089f387f8f9c2} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Enable the PVD Extended Interrupt line. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00394}{394}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga7bef3f30c9fe267c99d5240fbf3f878c}\label{group__PWR__Exported__Macros_ga7bef3f30c9fe267c99d5240fbf3f878c} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Enable\+Falling\+Trig\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Enable the PVD Extended Interrupt Rising Trigger. 

\begin{DoxyNote}{Note}
PVD flag polarity is inverted compared to EXTI line, therefore EXTI rising and falling logic edges are inverted versus PVD voltage edges. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga638033d236eb78c1e5ecb9b49c4e7f36}\label{group__PWR__Exported__Macros_ga638033d236eb78c1e5ecb9b49c4e7f36} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE@{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \textcolor{keywordflow}{do}\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable the PVD Extended Interrupt Rising \& Falling Trigger. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\ \ \}\ while(0)}}

\end{DoxyCode}
\Hypertarget{group__PWR__Exported__Macros_gaba4a7968f5c4c4ca6a7047b147ba18d4}\label{group__PWR__Exported__Macros_gaba4a7968f5c4c4ca6a7047b147ba18d4} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT@{\_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT@{\_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT}{\_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Generate\+SWI\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Generate a Software interrupt on selected EXTI line. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00466}{466}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Exported__Macros_ga5e66fa75359b51066e0731ac1e5ae438}\label{group__PWR__Exported__Macros_ga5e66fa75359b51066e0731ac1e5ae438} 
\index{PWR Exported Macros@{PWR Exported Macros}!\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG@{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}
\index{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG@{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}!PWR Exported Macros@{PWR Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Read\+Flag\+\_\+0\+\_\+31(\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})}



Check whether or not the PVD EXTI interrupt flag is set. 


\begin{DoxyRetVals}{Return values}
{\em EXTI} & PVD Line Status. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00472}{472}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

