Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 22:07:44 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fwrisc_uart_wraper_control_sets_placed.rpt
| Design       : fwrisc_uart_wraper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|     15 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                            Enable Signal                            |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/E[0]            | u_fwrisc_fpga_top/u_UART_rx_fsm/tick_counter[3]_i_1_n_0                |                1 |              4 |
|  u_clock_gen/inst/clk_out1 |                                                                     |                                                                        |                3 |              6 |
|  u_clock_gen/inst/clk_out1 |                                                                     | reset_IBUF                                                             |                4 |              7 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_reg_reg[0] | reset_IBUF                                                             |                1 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/rom_wr_en                                         | reset_IBUF                                                             |                4 |             15 |
|  u_clock_gen/inst/clk_out1 |                                                                     | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0 |                5 |             20 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/E[0]                                | reset_IBUF                                                             |                8 |             34 |
+----------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


