verilog xil_defaultlib --include "../../../ipstatic" \
"../../../../AES_TestandEmulation_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../AES_TestandEmulation_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
