--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.335ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.790ns (558.659MHz) (Tdcmper_CLKIN)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: rec_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: rec_clk_pll_inst/clkin1_buf/I0
  Logical resource: rec_clk_pll_inst/clkin1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: rec_clk
--------------------------------------------------------------------------------
Slack: 2.680ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: rec_clk_pll_inst/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_rec = PERIOD TIMEGRP "cdce_clk_rec" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32816 paths analyzed, 9778 endpoints analyzed, 64 failing endpoints
 64 timing errors detected. (64 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.050ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_10 (SLICE_X28Y78.A5), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      9.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_0 to link_tracking_1_inst/registers_core_inst/data_byte_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.408   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X28Y15.C3      net (fanout=286)      3.851   link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X28Y15.C       Tilo                  0.205   request_read<11><10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126
    SLICE_X28Y76.A6      net (fanout=1)        3.595   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126
    SLICE_X28Y76.A       Tilo                  0.205   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71
    SLICE_X28Y76.C1      net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71
    SLICE_X28Y76.CMUX    Tilo                  0.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0
    SLICE_X28Y78.A5      net (fanout=1)        0.518   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<10>
    SLICE_X28Y78.CLK     Tas                   0.341   link_tracking_1_inst/registers_core_inst/data_byte<10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n206221
                                                       link_tracking_1_inst/registers_core_inst/data_byte_10
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (1.502ns logic, 8.405ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      9.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_1 to link_tracking_1_inst/registers_core_inst/data_byte_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.BQ      Tcko                  0.408   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X28Y15.C6      net (fanout=286)      3.830   link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X28Y15.C       Tilo                  0.205   request_read<11><10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126
    SLICE_X28Y76.A6      net (fanout=1)        3.595   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126
    SLICE_X28Y76.A       Tilo                  0.205   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71
    SLICE_X28Y76.C1      net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71
    SLICE_X28Y76.CMUX    Tilo                  0.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0
    SLICE_X28Y78.A5      net (fanout=1)        0.518   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<10>
    SLICE_X28Y78.CLK     Tas                   0.341   link_tracking_1_inst/registers_core_inst/data_byte<10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n206221
                                                       link_tracking_1_inst/registers_core_inst/data_byte_10
    -------------------------------------------------  ---------------------------
    Total                                      9.886ns (1.502ns logic, 8.384ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vfat2_clk_reg/reg_10 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.412ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.870 - 0.970)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vfat2_clk_reg/reg_10 to link_tracking_1_inst/registers_core_inst/data_byte_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   request_read<11><10>
                                                       vfat2_clk_reg/reg_10
    SLICE_X28Y15.C5      net (fanout=2)        0.356   request_read<11><10>
    SLICE_X28Y15.C       Tilo                  0.205   request_read<11><10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126
    SLICE_X28Y76.A6      net (fanout=1)        3.595   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126
    SLICE_X28Y76.A       Tilo                  0.205   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71
    SLICE_X28Y76.C1      net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71
    SLICE_X28Y76.CMUX    Tilo                  0.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0
    SLICE_X28Y78.A5      net (fanout=1)        0.518   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<10>
    SLICE_X28Y78.CLK     Tas                   0.341   link_tracking_1_inst/registers_core_inst/data_byte<10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n206221
                                                       link_tracking_1_inst/registers_core_inst/data_byte_10
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (1.502ns logic, 4.910ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_0 (SLICE_X28Y78.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      9.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_1 to link_tracking_1_inst/registers_core_inst/data_byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.BQ      Tcko                  0.408   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X28Y15.B5      net (fanout=286)      3.736   link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X28Y15.B       Tilo                  0.205   request_read<11><10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121
    SLICE_X28Y77.A6      net (fanout=1)        3.611   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121
    SLICE_X28Y77.A       Tilo                  0.205   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7
    SLICE_X28Y77.C1      net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7
    SLICE_X28Y77.CMUX    Tilo                  0.343   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7
    SLICE_X28Y78.A4      net (fanout=1)        0.428   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<0>
    SLICE_X28Y78.CLK     Tas                   0.213   link_tracking_1_inst/registers_core_inst/data_byte<10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n206211
                                                       link_tracking_1_inst/registers_core_inst/data_byte_0
    -------------------------------------------------  ---------------------------
    Total                                      9.590ns (1.374ns logic, 8.216ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      9.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_0 to link_tracking_1_inst/registers_core_inst/data_byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.408   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X28Y15.B6      net (fanout=286)      3.655   link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X28Y15.B       Tilo                  0.205   request_read<11><10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121
    SLICE_X28Y77.A6      net (fanout=1)        3.611   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121
    SLICE_X28Y77.A       Tilo                  0.205   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7
    SLICE_X28Y77.C1      net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7
    SLICE_X28Y77.CMUX    Tilo                  0.343   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7
    SLICE_X28Y78.A4      net (fanout=1)        0.428   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<0>
    SLICE_X28Y78.CLK     Tas                   0.213   link_tracking_1_inst/registers_core_inst/data_byte<10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n206211
                                                       link_tracking_1_inst/registers_core_inst/data_byte_0
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (1.374ns logic, 8.135ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vfat2_clk_reg/reg_0 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.870 - 0.970)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vfat2_clk_reg/reg_0 to link_tracking_1_inst/registers_core_inst/data_byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AMUX    Tshcko                0.455   request_read<11><10>
                                                       vfat2_clk_reg/reg_0
    SLICE_X28Y15.B4      net (fanout=3)        0.318   request_read<11><0>
    SLICE_X28Y15.B       Tilo                  0.205   request_read<11><10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121
    SLICE_X28Y77.A6      net (fanout=1)        3.611   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121
    SLICE_X28Y77.A       Tilo                  0.205   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7
    SLICE_X28Y77.C1      net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7
    SLICE_X28Y77.CMUX    Tilo                  0.343   link_tracking_1_inst/registers_core_inst/register_byte<1>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7
    SLICE_X28Y78.A4      net (fanout=1)        0.428   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<0>
    SLICE_X28Y78.CLK     Tas                   0.213   link_tracking_1_inst/registers_core_inst/data_byte<10>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n206211
                                                       link_tracking_1_inst/registers_core_inst/data_byte_0
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (1.421ns logic, 4.798ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/gtp_tx_mux_inst/data_223 (SLICE_X53Y115.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_223 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.767ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.958 - 0.990)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y66.DMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/data_fifo_rd
                                                       link_tracking_1_inst/tracking_core_inst/tracking_readout_inst/tx_ready_o
    SLICE_X59Y92.D1      net (fanout=5)        2.922   link_tracking_1_inst/track_tx_ready
    SLICE_X59Y92.D       Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X53Y115.CE     net (fanout=57)       2.765   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X53Y115.CLK    Tceck                 0.360   link_tracking_1_inst/gtp_tx_mux_inst/header<1>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_223
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (1.080ns logic, 5.687ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/vi2c_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_223 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.745ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.869 - 0.937)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/vi2c_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.DQ     Tcko                  0.447   link_tracking_1_inst/vi2c_tx_ready
                                                       link_tracking_1_inst/vi2c_core_inst/tx_ready_o
    SLICE_X59Y92.D5      net (fanout=234)      1.914   link_tracking_1_inst/vi2c_tx_ready
    SLICE_X59Y92.D       Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X53Y115.CE     net (fanout=57)       2.765   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X53Y115.CLK    Tceck                 0.360   link_tracking_1_inst/gtp_tx_mux_inst/header<1>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_223
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (1.066ns logic, 4.679ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/data_223 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.869 - 0.937)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/data_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CQ     Tcko                  0.447   link_tracking_1_inst/vi2c_tx_ready
                                                       link_tracking_1_inst/registers_core_inst/tx_ready_o
    SLICE_X59Y92.D4      net (fanout=232)      1.872   link_tracking_1_inst/regs_tx_ready
    SLICE_X59Y92.D       Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X53Y115.CE     net (fanout=57)       2.765   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X53Y115.CLK    Tceck                 0.360   link_tracking_1_inst/gtp_tx_mux_inst/header<1>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/data_223
    -------------------------------------------------  ---------------------------
    Total                                      5.703ns (1.066ns logic, 4.637ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y106.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ1.G_TW[20].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ1.G_TW[20].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y106.AQ    Tcko                  0.198   chipscope_ila_inst/U0/iTRIG_IN<55>
                                                       chipscope_ila_inst/U0/I_TQ1.G_TW[20].U_TQ
    SLICE_X100Y106.AI    net (fanout=2)        0.025   chipscope_ila_inst/U0/iTRIG_IN<52>
    SLICE_X100Y106.CLK   Tdh         (-Th)    -0.030   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<51>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.228ns logic, 0.025ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y121.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ1.G_TW[28].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ1.G_TW[28].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y121.AQ    Tcko                  0.198   chipscope_ila_inst/U0/iTRIG_IN<63>
                                                       chipscope_ila_inst/U0/I_TQ1.G_TW[28].U_TQ
    SLICE_X100Y121.AI    net (fanout=2)        0.025   chipscope_ila_inst/U0/iTRIG_IN<60>
    SLICE_X100Y121.CLK   Tdh         (-Th)    -0.030   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<57>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.228ns logic, 0.025ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X100Y99.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ1.G_TW[7].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ1.G_TW[7].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y99.DQ     Tcko                  0.198   chipscope_ila_inst/U0/iTRIG_IN<39>
                                                       chipscope_ila_inst/U0/I_TQ1.G_TW[7].U_TQ
    SLICE_X100Y99.DI     net (fanout=2)        0.025   chipscope_ila_inst/U0/iTRIG_IN<39>
    SLICE_X100Y99.CLK    Tdh         (-Th)    -0.033   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<39>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.231ns logic, 0.025ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57153 paths analyzed, 20755 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.558ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112 (SLICE_X108Y37.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (0.612 - 0.891)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y74.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X74Y69.D1      net (fanout=385)      1.548   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X74Y69.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/track_3_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X63Y71.A5      net (fanout=1)        1.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X63Y71.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X108Y37.CE     net (fanout=197)      4.987   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X108Y37.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<112>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112
    -------------------------------------------------  ---------------------------
    Total                                      8.894ns (1.353ns logic, 7.541ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.781ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (0.612 - 0.891)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y74.AQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X74Y69.D2      net (fanout=386)      1.505   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X74Y69.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/track_3_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X63Y71.A5      net (fanout=1)        1.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X63Y71.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X108Y37.CE     net (fanout=197)      4.987   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X108Y37.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<112>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112
    -------------------------------------------------  ---------------------------
    Total                                      8.781ns (1.283ns logic, 7.498ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (0.612 - 0.891)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y74.AQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X74Y69.C2      net (fanout=386)      1.468   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X74Y69.CMUX    Tilo                  0.343   link_tracking_1_inst/tracking_core_inst/track_3_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X63Y71.A5      net (fanout=1)        1.006   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X63Y71.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X108Y37.CE     net (fanout=197)      4.987   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X108Y37.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<112>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_112
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (1.288ns logic, 7.461ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112 (SLICE_X102Y38.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.606 - 0.634)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y51.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X83Y69.D6      net (fanout=3)        1.968   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X83Y69.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X72Y70.C5      net (fanout=1)        0.647   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X72Y70.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D5      net (fanout=3)        0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X102Y38.CE     net (fanout=343)      4.846   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X102Y38.CLK    Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7<115>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (1.462ns logic, 7.664ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.939ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.606 - 0.627)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y54.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o
    SLICE_X72Y70.C3      net (fanout=3)        1.687   link_tracking_1_inst/tracking_core_inst/track_en<5>
    SLICE_X72Y70.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D5      net (fanout=3)        0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X102Y38.CE     net (fanout=343)      4.846   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X102Y38.CLK    Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7<115>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112
    -------------------------------------------------  ---------------------------
    Total                                      7.939ns (1.203ns logic, 6.736ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.606 - 0.717)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y66.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X83Y69.D3      net (fanout=3)        0.684   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X83Y69.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X72Y70.C5      net (fanout=1)        0.647   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X72Y70.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D5      net (fanout=3)        0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X102Y38.CE     net (fanout=343)      4.846   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X102Y38.CLK    Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7<115>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_112
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (1.462ns logic, 6.380ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115 (SLICE_X102Y38.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.606 - 0.634)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y51.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X83Y69.D6      net (fanout=3)        1.968   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X83Y69.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X72Y70.C5      net (fanout=1)        0.647   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X72Y70.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D5      net (fanout=3)        0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X102Y38.CE     net (fanout=343)      4.846   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X102Y38.CLK    Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7<115>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115
    -------------------------------------------------  ---------------------------
    Total                                      9.106ns (1.442ns logic, 7.664ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.606 - 0.627)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y54.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/en_o
    SLICE_X72Y70.C3      net (fanout=3)        1.687   link_tracking_1_inst/tracking_core_inst/track_en<5>
    SLICE_X72Y70.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D5      net (fanout=3)        0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X102Y38.CE     net (fanout=343)      4.846   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X102Y38.CLK    Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7<115>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115
    -------------------------------------------------  ---------------------------
    Total                                      7.919ns (1.183ns logic, 6.736ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.606 - 0.717)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y66.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X83Y69.D3      net (fanout=3)        0.684   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X83Y69.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X72Y70.C5      net (fanout=1)        0.647   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X72Y70.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D5      net (fanout=3)        0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X72Y70.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X102Y38.CE     net (fanout=343)      4.846   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X102Y38.CLK    Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7<115>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_7_115
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (1.442ns logic, 6.380ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y45.DIBDI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_212 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.070 - 0.071)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_212 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.BQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/data_fifo_din<214>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_212
    RAMB8_X2Y45.DIBDI13  net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/data_fifo_din<212>
    RAMB8_X2Y45.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y45.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_214 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.070 - 0.071)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_214 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.DQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/data_fifo_din<214>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_214
    RAMB8_X2Y45.DIBDI15  net (fanout=1)        0.150   link_tracking_1_inst/tracking_core_inst/data_fifo_din<214>
    RAMB8_X2Y45.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.147ns logic, 0.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y45.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.070 - 0.071)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AMUX    Tshcko                0.238   link_tracking_1_inst/tracking_core_inst/data_fifo_din<214>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    RAMB8_X2Y45.DIBDI8   net (fanout=1)        0.154   link_tracking_1_inst/tracking_core_inst/data_fifo_din<207>
    RAMB8_X2Y45.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.185ns logic, 0.154ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.558|         |         |         |
fpga_test_io<1>|    9.558|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.558|         |         |         |
fpga_test_io<1>|    9.558|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 64  Score: 26287  (Setup/Max: 26287, Hold: 0)

Constraints cover 89969 paths, 0 nets, and 30263 connections

Design statistics:
   Minimum period:  10.050ns{1}   (Maximum frequency:  99.502MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 14:46:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



