############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "data_transfer"
set_directive_interface -mode s_axilite "data_transfer" pt
set_directive_interface -mode s_axilite "data_transfer" ct
set_directive_interface -mode s_axilite "data_transfer" skey
set_directive_top -name data_transfer "data_transfer"
