Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 17 21:09:43 2020
| Host         : DESKTOP-LEHPGBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.129        0.000                      0                  768        0.230        0.000                      0                  768        4.500        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.129        0.000                      0                  768        0.230        0.000                      0                  768        4.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_slow_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 2.156ns (22.268%)  route 7.526ns (77.732%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.603    14.888    gameMachine/memory/D[0]
    SLICE_X54Y64         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.841    gameMachine/memory/CLK
    SLICE_X54Y64         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)       -0.047    15.017    gameMachine/memory/M_slow_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_position_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 2.156ns (22.401%)  route 7.469ns (77.599%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.546    14.831    gameMachine/memory/D[0]
    SLICE_X57Y65         FDSE                                         r  gameMachine/memory/M_player_position_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.841    gameMachine/memory/CLK
    SLICE_X57Y65         FDSE                                         r  gameMachine/memory/M_player_position_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y65         FDSE (Setup_fdse_C_D)       -0.061    15.003    gameMachine/memory/M_player_position_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_lives_left_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 2.156ns (22.418%)  route 7.461ns (77.582%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.539    14.823    gameMachine/memory/D[0]
    SLICE_X52Y64         FDSE                                         r  gameMachine/memory/M_lives_left_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.841    gameMachine/memory/CLK
    SLICE_X52Y64         FDSE                                         r  gameMachine/memory/M_lives_left_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y64         FDSE (Setup_fdse_C_D)       -0.016    15.048    gameMachine/memory/M_lives_left_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg9_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 2.156ns (22.653%)  route 7.361ns (77.347%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.439    14.723    gameMachine/memory/D[0]
    SLICE_X55Y64         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.841    gameMachine/memory/CLK
    SLICE_X55Y64         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)       -0.067    14.997    gameMachine/memory/M_temp_reg9_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.156ns (22.771%)  route 7.312ns (77.229%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.389    14.674    gameMachine/memory/D[0]
    SLICE_X55Y63         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.841    gameMachine/memory/CLK
    SLICE_X55Y63         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)       -0.081    14.983    gameMachine/memory/M_temp_reg1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_fast_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 2.156ns (22.731%)  route 7.329ns (77.269%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.406    14.691    gameMachine/memory/D[0]
    SLICE_X57Y64         FDRE                                         r  gameMachine/memory/M_fast_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.438    14.842    gameMachine/memory/CLK
    SLICE_X57Y64         FDRE                                         r  gameMachine/memory/M_fast_counter_q_reg[0]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y64         FDRE (Setup_fdre_C_D)       -0.061    15.004    gameMachine/memory/M_fast_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_difficulty_level_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 2.156ns (22.759%)  route 7.317ns (77.241%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.394    14.679    gameMachine/memory/D[0]
    SLICE_X57Y63         FDSE                                         r  gameMachine/memory/M_difficulty_level_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.438    14.842    gameMachine/memory/CLK
    SLICE_X57Y63         FDSE                                         r  gameMachine/memory/M_difficulty_level_q_reg[0]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y63         FDSE (Setup_fdse_C_D)       -0.058    15.007    gameMachine/memory/M_difficulty_level_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_won_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 2.156ns (22.750%)  route 7.321ns (77.250%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     5.206    reset_cond/CLK
    SLICE_X59Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.456     5.662 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=291, routed)         1.317     6.979    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0]
    SLICE_X60Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20/O
                         net (fo=3, routed)           0.738     7.842    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9/O
                         net (fo=5, routed)           0.826     8.791    gameMachine/game_controlunit/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.915 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8/O
                         net (fo=8, routed)           0.568     9.483    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X56Y61         LUT4 (Prop_lut4_I2_O)        0.116     9.599 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.814    10.413    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.328    10.741 r  gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.675    11.415    gameMachine/game_controlunit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.539 r  gameMachine/game_controlunit/M_player_position_q[0]_i_24/O
                         net (fo=2, routed)           0.712    12.251    gameMachine/game_controlunit/M_player_position_q[0]_i_24_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.649 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.649    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_15_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.763 r  gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.973    13.736    gameMachine/game_controlunit/M_player_position_q_reg[0]_i_5_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.860 r  gameMachine/game_controlunit/M_player_position_q[0]_i_2/O
                         net (fo=1, routed)           0.301    14.161    gameMachine/game_controlunit/M_player_position_q[0]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.398    14.683    gameMachine/memory/D[0]
    SLICE_X54Y63         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.841    gameMachine/memory/CLK
    SLICE_X54Y63         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)       -0.028    15.036    gameMachine/memory/M_player_won_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg1_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 2.783ns (30.197%)  route 6.433ns (69.803%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.623     5.207    gameMachine/game_controlunit/CLK
    SLICE_X60Y59         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[44]/Q
                         net (fo=7, routed)           0.993     6.718    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[44]
    SLICE_X59Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.842 r  gameMachine/game_controlunit/io_led_OBUF[4]_inst_i_5/O
                         net (fo=9, routed)           0.739     7.580    gameMachine/game_controlunit/io_led_OBUF[4]_inst_i_5_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_15/O
                         net (fo=6, routed)           0.462     8.167    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_15_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.291 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_9/O
                         net (fo=38, routed)          1.017     9.308    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_9_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.432 r  gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           1.032    10.464    gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.588 r  gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=28, routed)          0.404    10.992    gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I0_O)        0.124    11.116 r  gameMachine/game_controlunit/i__carry_i_9__0/O
                         net (fo=1, routed)           0.639    11.755    gameMachine/game_alu/arithmeticUnit/S[0]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.411 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.411    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.525    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.639    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.469    13.442    gameMachine/game_controlunit/p_0_in[13]
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.303    13.745 r  gameMachine/game_controlunit/M_player_position_q[13]_i_1/O
                         net (fo=8, routed)           0.678    14.423    gameMachine/memory/D[13]
    SLICE_X55Y67         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.434    14.838    gameMachine/memory/CLK
    SLICE_X55Y67         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[13]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.081    14.980    gameMachine/memory/M_temp_reg1_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 2.459ns (26.590%)  route 6.789ns (73.410%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.623     5.207    gameMachine/game_controlunit/CLK
    SLICE_X60Y59         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[44]/Q
                         net (fo=7, routed)           0.993     6.718    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[44]
    SLICE_X59Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.842 r  gameMachine/game_controlunit/io_led_OBUF[4]_inst_i_5/O
                         net (fo=9, routed)           0.739     7.580    gameMachine/game_controlunit/io_led_OBUF[4]_inst_i_5_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_15/O
                         net (fo=6, routed)           0.462     8.167    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_15_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.291 f  gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_9/O
                         net (fo=38, routed)          1.017     9.308    gameMachine/game_controlunit/io_led_OBUF[23]_inst_i_9_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.432 r  gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           1.032    10.464    gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.588 r  gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_2/O
                         net (fo=28, routed)          0.404    10.992    gameMachine/game_controlunit/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I0_O)        0.124    11.116 r  gameMachine/game_controlunit/i__carry_i_9__0/O
                         net (fo=1, routed)           0.639    11.755    gameMachine/game_alu/arithmeticUnit/S[0]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.411 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.411    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.650 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/O[2]
                         net (fo=1, routed)           0.591    13.241    gameMachine/game_controlunit/p_0_in[6]
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.302    13.543 r  gameMachine/game_controlunit/M_player_position_q[6]_i_1/O
                         net (fo=8, routed)           0.912    14.455    gameMachine/memory/D[6]
    SLICE_X56Y63         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.438    14.842    gameMachine/memory/CLK
    SLICE_X56Y63         FDRE                                         r  gameMachine/memory/M_temp_reg1_q_reg[6]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)       -0.031    15.034    gameMachine/memory/M_temp_reg1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 edge_dt_btn_up/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.589     1.533    edge_dt_btn_up/CLK
    SLICE_X62Y63         FDRE                                         r  edge_dt_btn_up/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  edge_dt_btn_up/M_last_q_reg/Q
                         net (fo=3, routed)           0.148     1.822    edge_dt_btn_up/M_last_q
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.867 r  edge_dt_btn_up/FSM_onehot_M_game_fsm_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.867    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[8]_2[0]
    SLICE_X63Y63         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.858     2.048    gameMachine/game_controlunit/CLK
    SLICE_X63Y63         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.091     1.637    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.591     1.535    gameMachine/game_controlunit/CLK
    SLICE_X62Y61         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/Q
                         net (fo=4, routed)           0.160     1.836    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.881    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q[17]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     2.051    gameMachine/game_controlunit/CLK
    SLICE_X63Y61         FDRE                                         r  gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.091     1.639    gameMachine/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.591     1.535    reset_cond/CLK
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.846    reset_cond/M_stage_d[1]
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.860     2.050    reset_cond/CLK
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y58         FDSE (Hold_fdse_C_D)         0.066     1.601    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.591     1.535    reset_cond/CLK
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.852    reset_cond/M_stage_d[2]
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.860     2.050    reset_cond/CLK
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y58         FDSE (Hold_fdse_C_D)         0.070     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.583     1.527    btn_cond_down/CLK
    SLICE_X63Y71         FDRE                                         r  btn_cond_down/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  btn_cond_down/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.785    btn_cond_down/M_ctr_q_reg[11]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  btn_cond_down/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.893    btn_cond_down/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y71         FDRE                                         r  btn_cond_down/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.851     2.041    btn_cond_down/CLK
    SLICE_X63Y71         FDRE                                         r  btn_cond_down/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.105     1.632    btn_cond_down/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_cond_up/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_up/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.584     1.528    btn_cond_up/CLK
    SLICE_X59Y69         FDRE                                         r  btn_cond_up/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  btn_cond_up/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.786    btn_cond_up/M_ctr_q_reg[11]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  btn_cond_up/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    btn_cond_up/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X59Y69         FDRE                                         r  btn_cond_up/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.851     2.041    btn_cond_up/CLK
    SLICE_X59Y69         FDRE                                         r  btn_cond_up/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    btn_cond_up/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 btn_cond_up/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_up/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.526    btn_cond_up/CLK
    SLICE_X59Y71         FDRE                                         r  btn_cond_up/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  btn_cond_up/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.785    btn_cond_up/M_ctr_q_reg[19]
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  btn_cond_up/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    btn_cond_up/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X59Y71         FDRE                                         r  btn_cond_up/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.850     2.039    btn_cond_up/CLK
    SLICE_X59Y71         FDRE                                         r  btn_cond_up/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.105     1.631    btn_cond_up/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.526    btn_cond_mid/CLK
    SLICE_X61Y72         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  btn_cond_mid/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.786    btn_cond_mid/M_ctr_q_reg[19]
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  btn_cond_mid/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    btn_cond_mid/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X61Y72         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.849     2.038    btn_cond_mid/CLK
    SLICE_X61Y72         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    btn_cond_mid/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.584     1.528    btn_cond_mid/CLK
    SLICE_X61Y69         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  btn_cond_mid/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.788    btn_cond_mid/M_ctr_q_reg[7]
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  btn_cond_mid/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.896    btn_cond_mid/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X61Y69         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.851     2.041    btn_cond_mid/CLK
    SLICE_X61Y69         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    btn_cond_mid/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.581     1.525    btn_cond_down/CLK
    SLICE_X63Y73         FDRE                                         r  btn_cond_down/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  btn_cond_down/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.785    btn_cond_down/M_ctr_q_reg[19]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  btn_cond_down/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.893    btn_cond_down/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X63Y73         FDRE                                         r  btn_cond_down/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.848     2.038    btn_cond_down/CLK
    SLICE_X63Y73         FDRE                                         r  btn_cond_down/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.105     1.630    btn_cond_down/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   btn_cond_down/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   btn_cond_down/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   btn_cond_down/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   btn_cond_down/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   btn_cond_down/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   btn_cond_down/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   btn_cond_down/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   btn_cond_down/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   btn_cond_down/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   btn_cond_down/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   btn_cond_mid/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   btn_cond_mid/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   gameMachine/memory/M_difficulty_level_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   gameMachine/memory/M_difficulty_level_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   gameMachine/memory/M_difficulty_level_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   gameMachine/memory/M_difficulty_level_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   gameMachine/memory/M_fast_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y65   gameMachine/memory/M_fast_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   gameMachine/memory/M_player_won_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   btn_cond_down/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   btn_cond_down/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   btn_cond_down/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   btn_cond_mid/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   btn_cond_mid/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   btn_cond_mid/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   btn_cond_mid/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   btn_cond_mid/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   btn_cond_up/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   btn_cond_up/M_ctr_q_reg[5]/C



