Classic Timing Analyzer report for lab2_1
Sun Mar 14 10:46:24 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.565 ns    ; Cin  ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 8.565 ns        ; Cin  ; Cout ;
; N/A   ; None              ; 8.541 ns        ; Cin  ; S[3] ;
; N/A   ; None              ; 8.154 ns        ; A[2] ; Cout ;
; N/A   ; None              ; 8.130 ns        ; A[2] ; S[3] ;
; N/A   ; None              ; 8.075 ns        ; Cin  ; S[1] ;
; N/A   ; None              ; 7.837 ns        ; Cin  ; S[2] ;
; N/A   ; None              ; 7.835 ns        ; B[0] ; Cout ;
; N/A   ; None              ; 7.811 ns        ; B[0] ; S[3] ;
; N/A   ; None              ; 7.764 ns        ; A[0] ; Cout ;
; N/A   ; None              ; 7.740 ns        ; A[0] ; S[3] ;
; N/A   ; None              ; 7.655 ns        ; Cin  ; S[0] ;
; N/A   ; None              ; 7.592 ns        ; B[2] ; Cout ;
; N/A   ; None              ; 7.568 ns        ; B[2] ; S[3] ;
; N/A   ; None              ; 7.549 ns        ; A[1] ; Cout ;
; N/A   ; None              ; 7.525 ns        ; A[1] ; S[3] ;
; N/A   ; None              ; 7.400 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 7.345 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 7.322 ns        ; B[1] ; Cout ;
; N/A   ; None              ; 7.298 ns        ; B[1] ; S[3] ;
; N/A   ; None              ; 7.274 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 7.158 ns        ; B[3] ; Cout ;
; N/A   ; None              ; 7.137 ns        ; B[3] ; S[3] ;
; N/A   ; None              ; 7.107 ns        ; B[0] ; S[2] ;
; N/A   ; None              ; 7.065 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 7.036 ns        ; A[0] ; S[2] ;
; N/A   ; None              ; 6.934 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 6.865 ns        ; B[2] ; S[2] ;
; N/A   ; None              ; 6.863 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 6.837 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 6.826 ns        ; A[1] ; S[2] ;
; N/A   ; None              ; 6.603 ns        ; A[3] ; Cout ;
; N/A   ; None              ; 6.601 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 6.578 ns        ; A[3] ; S[3] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 14 10:46:24 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_1 -c lab2_1 --timing_analysis_only
Info: Longest tpd from source pin "Cin" to destination pin "Cout" is 8.565 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 2; PIN Node = 'Cin'
    Info: 2: + IC(2.563 ns) + CELL(0.420 ns) = 3.982 ns; Loc. = LCCOMB_X62_Y4_N26; Fanout = 3; COMB Node = 'fa:fa0|co~0'
    Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 4.390 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 2; COMB Node = 'fa:fa2|co~2'
    Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 5.099 ns; Loc. = LCCOMB_X62_Y4_N10; Fanout = 1; COMB Node = 'fa:fa3|co~0'
    Info: 5: + IC(0.658 ns) + CELL(2.808 ns) = 8.565 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 4.815 ns ( 56.22 % )
    Info: Total interconnect delay = 3.750 ns ( 43.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Sun Mar 14 10:46:24 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


