INFO-FLOW: Workspace /home/shikha/Final_Assignment/crypto_sign/solution1 opened at Fri Mar 10 17:31:56 IST 2023
Execute     ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     set_part xc7a200t-fbg676-2 
Execute       create_platform xc7a200t-fbg676-2 -board  
DBG:HLSDevice: Trying to load device library: /home/shikha/Vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/shikha/Vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
Command       create_platform done; 1.22 sec.
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.34 sec.
Execute   set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
Execute     create_platform xc7a200tfbg676-2 -board  
Execute     source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 758.617 MB.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-shake.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/symmetric-shake.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/symmetric-shake.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-aes.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/symmetric-aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/symmetric-aes.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/sign.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/sign.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/sign.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rounding.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/rounding.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/rounding.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rng.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/rng.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/rng.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.pp.0.c.clang.err.log 
WARNING: [HLS 207-5292] unused parameter 'security_strength' (dilithium2/rng.c:202:22)
INFO: [HLS 200-10] Analyzing design file 'dilithium2/reduce.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/reduce.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/reduce.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/polyvec.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/polyvec.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/polyvec.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/poly.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/poly.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/poly.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/packing.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/packing.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/packing.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/ntt.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/ntt.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/ntt.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/fips202.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/fips202.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/fips202.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes256ctr.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/aes256ctr.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/aes256ctr.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dilithium2/aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dilithium2/aes.c -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/shikha/Vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pqcrystals_dilithium2_ref -name=pqcrystals_dilithium2_ref 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  -directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/all.directive.json -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.pp.0.c.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.45 seconds. CPU system time: 2.42 seconds. Elapsed time: 4.87 seconds; current allocated memory: 760.266 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.g.bc" "/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.g.bc"  
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-shake.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/symmetric-aes.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/sign.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rounding.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/rng.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/reduce.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/polyvec.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/poly.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/packing.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/ntt.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/fips202.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes256ctr.g.bc /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/aes.g.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.56 sec.
Execute       run_link_or_opt -opt -out /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pqcrystals_dilithium2_ref -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pqcrystals_dilithium2_ref -reflow-float-conversion -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.58 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.58 sec.
Execute       run_link_or_opt -out /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pqcrystals_dilithium2_ref 
Execute         ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/shikha/Vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pqcrystals_dilithium2_ref -mllvm -hls-db-dir -mllvm /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=50 -x ir /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-2 > /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 18.13 sec.
WARNING: [HLS 214-366] Duplicating function 'shake256_squeeze' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:750:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_finalize' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:749:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:748:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_init' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:747:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:573:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:648:3)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.237' into 'shake256_init' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb' (dilithium2/fips202.c:385:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeeze' (dilithium2/fips202.c:503:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15' into 'shake256_init.236' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize.234' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'shake256_init.236' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb.235' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize.234' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze.233' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.237' into 'shake128_init' (dilithium2/fips202.c:572:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake128_finalize' (dilithium2/fips202.c:599:0)
INFO: [HLS 214-178] Inlining function 'shake128_init' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeezeblocks' (dilithium2/fips202.c:471:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake128_squeezeblocks' (dilithium2/fips202.c:618:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'shake128_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'rej_uniform' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt' (dilithium2/ntt.c:49:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_ntt' into 'pqcrystals_dilithium2_ref_poly_ntt.52' (dilithium2/poly.c:140:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyvecl_ntt' (dilithium2/polyvec.c:97:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyveck_ntt' (dilithium2/polyvec.c:279:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake256_squeezeblocks' (dilithium2/fips202.c:693:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_unpack' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' (dilithium2/poly.c:176:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' into 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' (dilithium2/polyvec.c:25:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_reduce32' into 'pqcrystals_dilithium2_ref_poly_reduce.85' (dilithium2/poly.c:28:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyveck_reduce' (dilithium2/polyvec.c:184:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_invntt_tomont' (dilithium2/ntt.c:77:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_invntt_tomont' into 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' (dilithium2/poly.c:157:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' (dilithium2/polyvec.c:295:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_caddq' into 'pqcrystals_dilithium2_ref_poly_caddq.120' (dilithium2/poly.c:46:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_caddq.120' into 'pqcrystals_dilithium2_ref_polyveck_caddq' (dilithium2/polyvec.c:199:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_decompose' into 'pqcrystals_dilithium2_ref_poly_decompose' (dilithium2/poly.c:221:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_decompose' into 'pqcrystals_dilithium2_ref_polyveck_decompose' (dilithium2/polyvec.c:368:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyw1_pack' into 'pqcrystals_dilithium2_ref_polyveck_pack_w1' (dilithium2/polyvec.c:415:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' (dilithium2/polyvec.c:111:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' (dilithium2/polyvec.c:104:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_add' (dilithium2/polyvec.c:82:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyvecl_reduce' (dilithium2/polyvec.c:50:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyvecl_chknorm' (dilithium2/polyvec.c:155:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' (dilithium2/polyvec.c:302:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_sub' into 'pqcrystals_dilithium2_ref_polyveck_sub' (dilithium2/polyvec.c:249:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyveck_chknorm' (dilithium2/polyvec.c:322:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyveck_add' (dilithium2/polyvec.c:231:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_make_hint' into 'pqcrystals_dilithium2_ref_poly_make_hint' (dilithium2/poly.c:244:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_make_hint' into 'pqcrystals_dilithium2_ref_polyveck_make_hint' (dilithium2/polyvec.c:389:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_pack' into 'pqcrystals_dilithium2_ref_pack_sig' (dilithium2/packing.c:160:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_upack_sk' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_expand' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_uniform_gamma1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_caddq' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_decompose' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pack_w1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_sub' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_make_hint' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:31:20)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:48:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.35 seconds. CPU system time: 0.56 seconds. Elapsed time: 20.93 seconds; current allocated memory: 761.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.973 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pqcrystals_dilithium2_ref -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.0.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 8.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.18 seconds; current allocated memory: 771.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.1.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.15' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
Command         transform done; 7.9 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.92 seconds; current allocated memory: 780.531 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.g.1.bc to /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.1.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_854_1' (dilithium2/poly.c:850) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_2' (dilithium2/poly.c:367) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_523_1' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_2' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_804_1' (dilithium2/poly.c:799) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_3' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_5' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_3' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_5' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_6' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (dilithium2/poly.c:222) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_915_1' (dilithium2/poly.c:911) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (dilithium2/poly.c:105) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_1' (dilithium2/poly.c:245) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (dilithium2/sign.c:203) in function 'pqcrystals_dilithium2_ref' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' (dilithium2/poly.c:735:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' (dilithium2/poly.c:594:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_738_1' (dilithium2/poly.c:735) in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_598_1' (dilithium2/poly.c:594) in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:10) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'state.s.2' (dilithium2/fips202.c:745) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.15' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
Command         transform done; 12.79 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dilithium2/poly.c:245:16) to (dilithium2/poly.c:248:21) in function 'pqcrystals_dilithium2_ref_signature.1'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.18' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.19' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.20' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (dilithium2/fips202.c:86:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (dilithium2/fips202.c:86)...70 expression(s) balanced.
Command         transform done; 1.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.95 seconds; current allocated memory: 823.543 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.2.bc -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_137_1' (dilithium2/polyvec.c:133:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (dilithium2/polyvec.c:26:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_371_1' (dilithium2/polyvec.c:369:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_418_1' (dilithium2/polyvec.c:416:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (dilithium2/polyvec.c:112:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' (dilithium2/polyvec.c:105:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (dilithium2/polyvec.c:83:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (dilithium2/polyvec.c:51:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_1' (dilithium2/polyvec.c:156:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_1' (dilithium2/polyvec.c:250:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_1' (dilithium2/polyvec.c:232:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_1' (dilithium2/polyvec.c:390:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-16' (dilithium2/polyvec.c:46:20) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_298_1' (dilithium2/polyvec.c:296:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_377_1' (dilithium2/poly.c:378:18) in function 'pqcrystals_dilithium2_ref_poly_uniform' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_4' (dilithium2/poly.c:512:22) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_529_3' (dilithium2/poly.c:512:16) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_2' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_4' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:123:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:131:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:541:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:542:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:543:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:544:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:545:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:546:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:547:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:548:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s[0]' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:59:20)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:60:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/sign.c:124:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:181:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/rounding.c:52:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:88:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:90:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:96:10)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'h.vec.coeffs' (dilithium2/poly.c:249:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:775:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:776:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:777:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:778:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:779:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:780:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:781:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:782:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:608:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:609:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:610:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:611:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:612:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:613:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:614:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:615:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:875:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:876:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:877:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:878:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/poly.c:380:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:539:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:540:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:392:14)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:396:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:401:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:410:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:424:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:426:12)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:427:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:325:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:326:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:327:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:329:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:330:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:331:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:332:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:334:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:335:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:336:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:337:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:338:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:339:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:340:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:342:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:343:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:344:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:345:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:346:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:347:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:348:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:349:19)
Command         transform done; 37.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 37.14 seconds; current allocated memory: 1.830 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 67.21 sec.
Command     elaborate done; 93.02 sec.
Execute     ap_eval exec zip -j /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_dilithium2_ref' ...
Execute       ap_set_top_model pqcrystals_dilithium2_ref 
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyeta_unpack.1' to 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyt0_unpack.1' to 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.19' to 'keccak_absorb_19'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_391_1' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_30_1' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_400_2' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_409_4' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_416_5' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_423_6' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_425_7' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_30_124' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1' to 'keccak_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePermute_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_squeeze.1' to 'keccak_squeeze_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1' to 'pqcrystals_dilithium2_ref_poly_challenge_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1' to 'pqcrystals_dilithium2_ref_pack_sig_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1' to 'pqcrystals_dilithium2_ref_signature_1'.
Command       ap_set_top_model done; 0.18 sec.
Execute       get_model_list pqcrystals_dilithium2_ref -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_pack_sig.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       preproc_iomode -model keccak_squeeze.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       preproc_iomode -model keccak_absorb 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       preproc_iomode -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       preproc_iomode -model KeccakF1600_StatePermute.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       preproc_iomode -model keccak_absorb.1 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       preproc_iomode -model KeccakF1600_StatePermute 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       preproc_iomode -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       preproc_iomode -model keccak_absorb.19 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       get_model_list pqcrystals_dilithium2_ref -filter all-wo-channel 
INFO-FLOW: Model list for configure: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 pqcrystals_dilithium2_ref_polyeta_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 pqcrystals_dilithium2_ref_polyt0_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 keccak_absorb.19 keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 KeccakF1600_StatePermute keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 keccak_absorb.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 KeccakF1600_StatePermute.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_391_1 keccak_absorb_Pipeline_VITIS_LOOP_30_1 keccak_absorb_Pipeline_VITIS_LOOP_400_2 keccak_absorb_Pipeline_VITIS_LOOP_409_4 keccak_absorb_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_423_6 keccak_absorb_Pipeline_VITIS_LOOP_425_7 keccak_absorb_Pipeline_VITIS_LOOP_30_125 keccak_absorb pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 pqcrystals_dilithium2_ref_poly_uniform pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 pqcrystals_dilithium2_ref_poly_uniform_gamma1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_polyveck_invntt_tomont pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 keccak_squeeze.1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 pqcrystals_dilithium2_ref_poly_challenge.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 pqcrystals_dilithium2_ref_pack_sig.1 pqcrystals_dilithium2_ref_signature.1 pqcrystals_dilithium2_ref
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_polyeta_unpack.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_polyeta_unpack.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_polyt0_unpack.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_polyt0_unpack.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
INFO-FLOW: Configuring Module : keccak_absorb.19 ...
Execute       set_default_model keccak_absorb.19 
Execute       apply_spec_resource_limit keccak_absorb.19 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
INFO-FLOW: Configuring Module : keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       apply_spec_resource_limit keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
INFO-FLOW: Configuring Module : keccak_absorb.1 ...
Execute       set_default_model keccak_absorb.1 
Execute       apply_spec_resource_limit keccak_absorb.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute.1 ...
Execute       set_default_model KeccakF1600_StatePermute.1 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_391_1 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_391_1 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_30_1 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_30_1 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_400_2 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_400_2 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_409_4 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_409_4 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_423_6 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_423_6 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_425_7 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_425_7 
INFO-FLOW: Configuring Module : keccak_absorb_Pipeline_VITIS_LOOP_30_125 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       apply_spec_resource_limit keccak_absorb_Pipeline_VITIS_LOOP_30_125 
INFO-FLOW: Configuring Module : keccak_absorb ...
Execute       set_default_model keccak_absorb 
Execute       apply_spec_resource_limit keccak_absorb 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_uniform_gamma1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_uniform_gamma1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_polyveck_invntt_tomont ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
INFO-FLOW: Configuring Module : keccak_squeeze.1 ...
Execute       set_default_model keccak_squeeze.1 
Execute       apply_spec_resource_limit keccak_squeeze.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_poly_challenge.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_poly_challenge.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_pack_sig.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_pack_sig.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref_signature.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref_signature.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref ...
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for preprocess: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 pqcrystals_dilithium2_ref_polyeta_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 pqcrystals_dilithium2_ref_polyt0_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 keccak_absorb.19 keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 KeccakF1600_StatePermute keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 keccak_absorb.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 KeccakF1600_StatePermute.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_391_1 keccak_absorb_Pipeline_VITIS_LOOP_30_1 keccak_absorb_Pipeline_VITIS_LOOP_400_2 keccak_absorb_Pipeline_VITIS_LOOP_409_4 keccak_absorb_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_423_6 keccak_absorb_Pipeline_VITIS_LOOP_425_7 keccak_absorb_Pipeline_VITIS_LOOP_30_125 keccak_absorb pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 pqcrystals_dilithium2_ref_poly_uniform pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 pqcrystals_dilithium2_ref_poly_uniform_gamma1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_polyveck_invntt_tomont pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 keccak_squeeze.1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 pqcrystals_dilithium2_ref_poly_challenge.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 pqcrystals_dilithium2_ref_pack_sig.1 pqcrystals_dilithium2_ref_signature.1 pqcrystals_dilithium2_ref
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_polyeta_unpack.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyeta_unpack.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_polyt0_unpack.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyt0_unpack.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
INFO-FLOW: Preprocessing Module: keccak_absorb.19 ...
Execute       set_default_model keccak_absorb.19 
Execute       cdfg_preprocess -model keccak_absorb.19 
Execute       rtl_gen_preprocess keccak_absorb.19 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
INFO-FLOW: Preprocessing Module: keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 ...
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       cdfg_preprocess -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
INFO-FLOW: Preprocessing Module: keccak_absorb.1 ...
Execute       set_default_model keccak_absorb.1 
Execute       cdfg_preprocess -model keccak_absorb.1 
Execute       rtl_gen_preprocess keccak_absorb.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute.1 ...
Execute       set_default_model KeccakF1600_StatePermute.1 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute.1 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_391_1 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_391_1 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_30_1 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_30_1 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_400_2 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_400_2 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_409_4 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_409_4 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_423_6 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_423_6 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_425_7 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_425_7 
INFO-FLOW: Preprocessing Module: keccak_absorb_Pipeline_VITIS_LOOP_30_125 ...
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       cdfg_preprocess -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_30_125 
INFO-FLOW: Preprocessing Module: keccak_absorb ...
Execute       set_default_model keccak_absorb 
Execute       cdfg_preprocess -model keccak_absorb 
Execute       rtl_gen_preprocess keccak_absorb 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_uniform_gamma1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_polyveck_invntt_tomont ...
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
INFO-FLOW: Preprocessing Module: keccak_squeeze.1 ...
Execute       set_default_model keccak_squeeze.1 
Execute       cdfg_preprocess -model keccak_squeeze.1 
Execute       rtl_gen_preprocess keccak_squeeze.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_poly_challenge.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_pack_sig.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_pack_sig.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref_signature.1 ...
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref_signature.1 
Command       cdfg_preprocess done; 1.09 sec.
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref ...
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for synthesis: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 pqcrystals_dilithium2_ref_polyeta_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 pqcrystals_dilithium2_ref_polyt0_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 keccak_absorb.19 keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 KeccakF1600_StatePermute keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 keccak_absorb.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 KeccakF1600_StatePermute.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_391_1 keccak_absorb_Pipeline_VITIS_LOOP_30_1 keccak_absorb_Pipeline_VITIS_LOOP_400_2 keccak_absorb_Pipeline_VITIS_LOOP_409_4 keccak_absorb_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_423_6 keccak_absorb_Pipeline_VITIS_LOOP_425_7 keccak_absorb_Pipeline_VITIS_LOOP_30_125 keccak_absorb pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 pqcrystals_dilithium2_ref_poly_uniform pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 pqcrystals_dilithium2_ref_poly_uniform_gamma1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_polyveck_invntt_tomont pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 keccak_squeeze.1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 pqcrystals_dilithium2_ref_poly_challenge.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 pqcrystals_dilithium2_ref_pack_sig.1 pqcrystals_dilithium2_ref_signature.1 pqcrystals_dilithium2_ref
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       schedule -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.
Execute       set_default_model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       bind -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_122_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       schedule -model pqcrystals_dilithium2_ref_polyeta_unpack.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_416', dilithium2/poly.c:601) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_1', dilithium2/poly.c:599) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_419', dilithium2/poly.c:604) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_420', dilithium2/poly.c:601) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_388_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln613_16', dilithium2/poly.c:613 on array 'r' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_450_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_24', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_482_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_28', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_498_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_30', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 122). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_506_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_31', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_508_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln613_31', dilithium2/poly.c:613 on array 'r' due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 24.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 24.94 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.48 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_polyeta_unpack.1.
Execute       set_default_model pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       bind -model pqcrystals_dilithium2_ref_polyeta_unpack.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.69 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.98 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_polyeta_unpack.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_134_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.72 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_138_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.72 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       schedule -model pqcrystals_dilithium2_ref_polyt0_unpack.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_3', dilithium2/poly.c:740) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_5', dilithium2/poly.c:745) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_7', dilithium2/poly.c:753) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_9', dilithium2/poly.c:758) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_271', dilithium2/poly.c:772) on array 'sk' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_387', dilithium2/poly.c:759) on array 'sk' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_402', dilithium2/poly.c:768) on array 'sk' due to limited memory ports (II = 201). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_409', dilithium2/poly.c:754) on array 'sk' due to limited memory ports (II = 205). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_413', dilithium2/poly.c:767) on array 'sk' due to limited memory ports (II = 207). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 208, Depth = 209, function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 42.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 42.93 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.91 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_polyt0_unpack.1.
Execute       set_default_model pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       bind -model pqcrystals_dilithium2_ref_polyt0_unpack.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.14 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_polyt0_unpack.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 208, Depth = 210, loop 'VITIS_LOOP_142_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.56 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.19 
Execute       schedule -model keccak_absorb.19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_1', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_3', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_5', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.19.
Execute       set_default_model keccak_absorb.19 
Execute       bind -model keccak_absorb.19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_391_1.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_391_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_30_1.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_30_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_2', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_5', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_7', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_400_2.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_400_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute 
Execute       schedule -model KeccakF1600_StatePermute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.
Execute       set_default_model KeccakF1600_StatePermute 
Execute       bind -model KeccakF1600_StatePermute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.45 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_8', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_10', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_12', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_409_4.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_409_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_1', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_3', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_5', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_416_5.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_416_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_423_6.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_423_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_425_7.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_425_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       schedule -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1_Pipeline_VITIS_LOOP_30_124.
Execute       set_default_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       bind -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1_Pipeline_VITIS_LOOP_30_124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.1 
Execute       schedule -model keccak_absorb.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.1.
Execute       set_default_model keccak_absorb.1 
Execute       bind -model keccak_absorb.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_4_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_6_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln3', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln5', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_1', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_3', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_5', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute.1 
Execute       schedule -model KeccakF1600_StatePermute.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.1.
Execute       set_default_model KeccakF1600_StatePermute.1 
Execute       bind -model KeccakF1600_StatePermute.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.46 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln542_1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln544_1', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln546_1', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_8', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_10', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_12', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_391_1.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_391_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_30_1.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_30_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_400_2.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_400_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_409_4.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_409_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_416_5.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_416_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_423_6.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_423_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_425_7.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_425_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       schedule -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_Pipeline_VITIS_LOOP_30_125.
Execute       set_default_model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       bind -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_Pipeline_VITIS_LOOP_30_125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb 
Execute       schedule -model keccak_absorb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.
Execute       set_default_model keccak_absorb 
Execute       bind -model keccak_absorb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.49 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_23_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_25_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_27_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_11', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_12', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_379_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_379_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_16_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_18_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_2', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_20_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_4', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_9', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_10', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.96 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_1', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_3', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_5', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_9_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_11_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_13_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_854_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_1', dilithium2/poly.c:856) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_3', dilithium2/poly.c:861) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_5', dilithium2/poly.c:866) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_7', dilithium2/poly.c:871) on array 'buf_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_854_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_uniform_gamma1.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       bind -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.94 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_uniform_gamma1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       schedule -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('v_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_5', dilithium2/ntt.c:88 on array 'v' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       bind -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       schedule -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       bind -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       schedule -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_polyveck_invntt_tomont.
Execute       set_default_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       bind -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_polyveck_invntt_tomont.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' (loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'): Unable to schedule 'load' operation ('w1_vec_coeffs_load_1', dilithium2/poly.c:917) on array 'w1_vec_coeffs' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_squeeze.1 
Execute       schedule -model keccak_squeeze.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_squeeze.1.
Execute       set_default_model keccak_squeeze.1 
Execute       bind -model keccak_squeeze.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_squeeze.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_42_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_44_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_46_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       bind -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_523_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_523_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       bind -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_527_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       bind -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_35_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_37_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_39_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_10', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       bind -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       schedule -model pqcrystals_dilithium2_ref_poly_challenge.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_poly_challenge.1.
Execute       set_default_model pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       bind -model pqcrystals_dilithium2_ref_poly_challenge.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.95 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_poly_challenge.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_write_ln59', dilithium2/ntt.c:59) of variable 'sub_ln59', dilithium2/ntt.c:59 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load', dilithium2/ntt.c:58) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_3', dilithium2/ntt.c:88 on array 'z_vec_coeffs' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       schedule -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sm_addr_write_ln811', dilithium2/poly.c:811) of variable 'trunc_ln', dilithium2/poly.c:811 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('sm_addr_4_write_ln813', dilithium2/poly.c:813) of variable 'or_ln813', dilithium2/poly.c:813 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('sm_addr_5_write_ln814', dilithium2/poly.c:814) of variable 'trunc_ln7', dilithium2/poly.c:814 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('sm_addr_6_write_ln816', dilithium2/poly.c:816) of variable 'or_ln816', dilithium2/poly.c:816 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('sm_addr_9_write_ln820', dilithium2/poly.c:820) of variable 'trunc_ln11', dilithium2/poly.c:820 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('sm_addr_10_write_ln821', dilithium2/poly.c:821) of variable 'trunc_ln12', dilithium2/poly.c:821 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 10, loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       bind -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       schedule -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3.
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       bind -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       schedule -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' (loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sm_addr_3_write_ln181', dilithium2/packing.c:181) of variable 'trunc_ln181', dilithium2/packing.c:181 on array 'sm' and 'store' operation ('sm_addr_write_ln179', dilithium2/packing.c:179) of variable 'trunc_ln179', dilithium2/packing.c:179 on array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       bind -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1 
Execute       schedule -model pqcrystals_dilithium2_ref_pack_sig.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_pack_sig.1.
Execute       set_default_model pqcrystals_dilithium2_ref_pack_sig.1 
Execute       bind -model pqcrystals_dilithium2_ref_pack_sig.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_pack_sig.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1 
Execute       schedule -model pqcrystals_dilithium2_ref_signature.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.12 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.47 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref_signature.1.
Execute       set_default_model pqcrystals_dilithium2_ref_signature.1 
Execute       bind -model pqcrystals_dilithium2_ref_signature.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.19 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 8.81 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref_signature.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       schedule -model pqcrystals_dilithium2_ref 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.04 seconds. CPU system time: 0 seconds. Elapsed time: 9.05 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref.
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       bind -model pqcrystals_dilithium2_ref 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 8.17 sec.
Execute       db_write -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref.
Execute       get_model_list pqcrystals_dilithium2_ref -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyeta_unpack.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyt0_unpack.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 
Execute       rtl_gen_preprocess keccak_absorb.19 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 
Execute       rtl_gen_preprocess keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 
Execute       rtl_gen_preprocess keccak_absorb.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       rtl_gen_preprocess keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       rtl_gen_preprocess keccak_absorb 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 
Execute       rtl_gen_preprocess keccak_squeeze.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_poly_challenge.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_pack_sig.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref_signature.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for RTL generation: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 pqcrystals_dilithium2_ref_polyeta_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 pqcrystals_dilithium2_ref_polyt0_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 keccak_absorb.19 keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 KeccakF1600_StatePermute keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 keccak_absorb.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 KeccakF1600_StatePermute.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_391_1 keccak_absorb_Pipeline_VITIS_LOOP_30_1 keccak_absorb_Pipeline_VITIS_LOOP_400_2 keccak_absorb_Pipeline_VITIS_LOOP_409_4 keccak_absorb_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_423_6 keccak_absorb_Pipeline_VITIS_LOOP_425_7 keccak_absorb_Pipeline_VITIS_LOOP_30_125 keccak_absorb pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 pqcrystals_dilithium2_ref_poly_uniform pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 pqcrystals_dilithium2_ref_poly_uniform_gamma1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_polyveck_invntt_tomont pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 keccak_squeeze.1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 pqcrystals_dilithium2_ref_poly_challenge.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 pqcrystals_dilithium2_ref_pack_sig.1 pqcrystals_dilithium2_ref_signature.1 pqcrystals_dilithium2_ref
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.26 seconds; current allocated memory: 1.845 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.845 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' pipeline 'VITIS_LOOP_130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.845 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_polyeta_unpack.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' pipeline 'pqcrystals_dilithium2_ref_polyeta_unpack.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.858 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyeta_unpack.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyeta_unpack_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyeta_unpack.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyeta_unpack_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_polyeta_unpack.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyeta_unpack_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_polyeta_unpack.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyeta_unpack_1_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_polyeta_unpack.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.25 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_polyeta_unpack.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.adb 
Command       db_write done; 0.41 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_polyeta_unpack.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_polyeta_unpack.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' pipeline 'VITIS_LOOP_134_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.902 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.71 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' pipeline 'VITIS_LOOP_138_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.906 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.71 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_polyt0_unpack.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' pipeline 'pqcrystals_dilithium2_ref_polyt0_unpack.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
Command       create_rtl_model done; 0.98 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.940 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyt0_unpack.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyt0_unpack_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyt0_unpack.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyt0_unpack_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_polyt0_unpack.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyt0_unpack_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.26 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_polyt0_unpack.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyt0_unpack_1_csynth.xml 
Command       syn_report done; 0.63 sec.
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_polyt0_unpack.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.77 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_polyt0_unpack.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.adb 
Command       db_write done; 0.8 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_polyt0_unpack.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info pqcrystals_dilithium2_ref_polyt0_unpack.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' pipeline 'VITIS_LOOP_142_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.79 seconds; current allocated memory: 2.015 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.56 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.015 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.19 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_19' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.015 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.19 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_19 
Execute       gen_rtl keccak_absorb.19 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_19 
Execute       syn_report -csynth -model keccak_absorb.19 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.19 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_19_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.19 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.19 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.adb 
Execute       db_write -model keccak_absorb.19 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.19 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.015 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.017 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.018 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model KeccakF1600_StatePermute -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.022 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_KeccakF1600_StatePermute 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_KeccakF1600_StatePermute 
Execute       syn_report -csynth -model KeccakF1600_StatePermute -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/KeccakF1600_StatePermute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/KeccakF1600_StatePermute_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.58 sec.
Execute       db_write -model KeccakF1600_StatePermute -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model KeccakF1600_StatePermute -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.032 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.036 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.037 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' pipeline 'VITIS_LOOP_425_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.039 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.040 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 
Execute       gen_rtl keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 
Execute       syn_report -csynth -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.adb 
Execute       db_write -model keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.041 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_1 
Execute       gen_rtl keccak_absorb.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_1 
Execute       syn_report -csynth -model keccak_absorb.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.56 sec.
Execute       db_write -model keccak_absorb.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.adb 
Execute       db_write -model keccak_absorb.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.043 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.046 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.048 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model KeccakF1600_StatePermute.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.050 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_1 
Execute       gen_rtl KeccakF1600_StatePermute.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_1 
Execute       syn_report -csynth -model KeccakF1600_StatePermute.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/KeccakF1600_StatePermute_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/KeccakF1600_StatePermute_1_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.58 sec.
Execute       db_write -model KeccakF1600_StatePermute.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model KeccakF1600_StatePermute.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.060 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.066 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_391_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.068 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_391_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_391_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_391_1 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_391_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_391_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_391_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_391_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_30_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.070 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_30_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_30_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_30_1 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_30_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_30_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_30_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_30_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_400_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.071 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_400_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_400_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_400_2 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_400_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_400_2_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_400_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_400_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_409_4 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.072 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_409_4 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_409_4 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_409_4 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_409_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_409_4_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_409_4 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_409_4 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_416_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.073 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_416_5 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_416_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_416_5_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_416_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_416_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_423_6 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.074 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_423_6 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_423_6 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_423_6 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_423_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_423_6_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_423_6 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_423_6 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_425_7 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.075 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_425_7 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_425_7 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_425_7 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_425_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_425_7_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_425_7 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_425_7 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_Pipeline_VITIS_LOOP_30_125 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.076 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_30_125 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       gen_rtl keccak_absorb_Pipeline_VITIS_LOOP_30_125 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb_Pipeline_VITIS_LOOP_30_125 
Execute       syn_report -csynth -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_30_125_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_Pipeline_VITIS_LOOP_30_125_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.adb 
Execute       db_write -model keccak_absorb_Pipeline_VITIS_LOOP_30_125 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_Pipeline_VITIS_LOOP_30_125 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.077 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_absorb 
Execute       gen_rtl keccak_absorb -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_absorb 
Execute       syn_report -csynth -model keccak_absorb -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_absorb -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_absorb_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.51 sec.
Execute       db_write -model keccak_absorb -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.adb 
Execute       db_write -model keccak_absorb -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.079 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.082 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' pipeline 'VITIS_LOOP_379_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.084 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.085 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.086 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'urem_10s_3ns_9_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.088 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.97 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.091 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.093 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.095 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.096 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.098 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' pipeline 'VITIS_LOOP_854_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.100 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_uniform_gamma1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.102 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_uniform_gamma1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_uniform_gamma1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.92 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_uniform_gamma1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_uniform_gamma1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.105 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.106 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.108 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.109 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.110 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.111 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.113 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_polyveck_invntt_tomont -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.114 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyveck_invntt_tomont -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       gen_rtl pqcrystals_dilithium2_ref_polyveck_invntt_tomont -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_polyveck_invntt_tomont -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_polyveck_invntt_tomont -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.115 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline 'VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_25s_14ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_19s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.117 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline 'VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.118 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.121 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_squeeze.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeeze_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.122 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_squeeze.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_keccak_squeeze_1 
Execute       gen_rtl keccak_squeeze.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_keccak_squeeze_1 
Execute       syn_report -csynth -model keccak_squeeze.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_squeeze_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model keccak_squeeze.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/keccak_squeeze_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_squeeze.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.38 sec.
Execute       db_write -model keccak_squeeze.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.adb 
Execute       db_write -model keccak_squeeze.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_squeeze.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.123 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' pipeline 'VITIS_LOOP_523_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.125 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.127 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.128 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_poly_challenge.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.129 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_poly_challenge.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_poly_challenge.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_poly_challenge.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_poly_challenge_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_poly_challenge.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.95 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_poly_challenge.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_poly_challenge.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.131 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.133 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.134 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.136 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.137 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.139 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.140 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.141 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.143 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.144 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.146 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.147 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.148 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.150 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.151 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.153 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline 'VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.154 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline 'VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.155 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.158 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' pipeline 'VITIS_LOOP_176_4_VITIS_LOOP_177_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.161 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_pack_sig.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.162 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_pack_sig.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_pack_sig_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_pack_sig.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_pack_sig.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_pack_sig_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_pack_sig.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.adb 
Execute       db_write -model pqcrystals_dilithium2_ref_pack_sig.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_pack_sig.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref_signature.1 -top_prefix pqcrystals_dilithium2_ref_ -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1'.
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 2.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.45 seconds; current allocated memory: 2.194 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1 -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1 
Execute       gen_rtl pqcrystals_dilithium2_ref_signature.1 -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref_signature.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref_signature.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_signature_1_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref_signature.1 -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 8.91 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1 -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.adb 
Command       db_write done; 0.27 sec.
Execute       db_write -model pqcrystals_dilithium2_ref_signature.1 -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref_signature.1 -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pqcrystals_dilithium2_ref -top_prefix  -sub_prefix pqcrystals_dilithium2_ref_ -mg_file /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/sm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/smlen' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/mlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pqcrystals_dilithium2_ref' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.26 seconds; current allocated memory: 2.268 GB.
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref -istop -style xilinx -f -lang vhdl -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/vhdl/pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium2_ref -istop -style xilinx -f -lang vlog -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/verilog/pqcrystals_dilithium2_ref 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/pqcrystals_dilithium2_ref_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 8.15 sec.
Execute       db_write -model pqcrystals_dilithium2_ref -f -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.adb 
Execute       db_write -model pqcrystals_dilithium2_ref -bindview -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pqcrystals_dilithium2_ref -p /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref 
Execute       export_constraint_db -f -tool general -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.constraint.tcl 
Execute       syn_report -designview -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.design.xml 
Command       syn_report done; 3.67 sec.
Execute       syn_report -csynthDesign -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pqcrystals_dilithium2_ref -o /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.protoinst 
Execute       sc_get_clocks pqcrystals_dilithium2_ref 
Execute       sc_get_portdomain pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for RTL component generation: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3 pqcrystals_dilithium2_ref_polyeta_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5 pqcrystals_dilithium2_ref_polyt0_unpack.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1 keccak_absorb.19 keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 keccak_absorb.1_Pipeline_VITIS_LOOP_30_1 keccak_absorb.1_Pipeline_VITIS_LOOP_400_2 KeccakF1600_StatePermute keccak_absorb.1_Pipeline_VITIS_LOOP_409_4 keccak_absorb.1_Pipeline_VITIS_LOOP_416_5 keccak_absorb.1_Pipeline_VITIS_LOOP_423_6 keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 keccak_absorb.1_Pipeline_VITIS_LOOP_30_124 keccak_absorb.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5 KeccakF1600_StatePermute.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_391_1 keccak_absorb_Pipeline_VITIS_LOOP_30_1 keccak_absorb_Pipeline_VITIS_LOOP_400_2 keccak_absorb_Pipeline_VITIS_LOOP_409_4 keccak_absorb_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_423_6 keccak_absorb_Pipeline_VITIS_LOOP_425_7 keccak_absorb_Pipeline_VITIS_LOOP_30_125 keccak_absorb pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 pqcrystals_dilithium2_ref_poly_uniform pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 pqcrystals_dilithium2_ref_poly_uniform_gamma1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_polyveck_invntt_tomont pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114 keccak_squeeze.1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2 pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223 pqcrystals_dilithium2_ref_poly_challenge.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3 pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 pqcrystals_dilithium2_ref_pack_sig.1 pqcrystals_dilithium2_ref_signature.1 pqcrystals_dilithium2_ref
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_polyeta_unpack_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_polyt0_unpack_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_19] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_391_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_30_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_400_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_409_4] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_416_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_423_6] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_425_7] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1_Pipeline_VITIS_LOOP_30_124] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_391_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_30_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_400_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_409_4] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_416_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_423_6] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_425_7] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_Pipeline_VITIS_LOOP_30_125] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_urem_10s_3ns_9_14_seq_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_urem_10s_3ns_9_14_seq_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mul_32s_23s_54_1_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mul_32s_23s_54_1_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mul_32s_27ns_32_1_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mul_32s_27ns_32_1_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mul_32s_24s_55_1_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mul_32s_24s_55_1_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_uniform_gamma1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mul_32s_23ns_55_1_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mul_32s_23ns_55_1_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_4_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_4_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mul_32s_17ns_49_1_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mul_32s_17ns_49_1_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_polyveck_invntt_tomont] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mac_muladd_25s_14ns_24ns_32_4_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mac_muladd_25s_14ns_24ns_32_4_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mac_muladd_8s_19s_32s_32_4_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mac_muladd_8s_19s_32s_32_4_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_squeeze_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_poly_challenge_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_mul_32s_32s_64_1_1.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_mul_32s_32s_64_1_1
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_pack_sig_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref_signature_1] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W
INFO-FLOW: Found component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W.
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref] ... 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO-FLOW: Append model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3
INFO-FLOW: Append model pqcrystals_dilithium2_ref_polyeta_unpack_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5
INFO-FLOW: Append model pqcrystals_dilithium2_ref_polyt0_unpack_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1
INFO-FLOW: Append model keccak_absorb_19
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_391_1
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_30_1
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_400_2
INFO-FLOW: Append model KeccakF1600_StatePermute
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_409_4
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_423_6
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_425_7
INFO-FLOW: Append model keccak_absorb_1_Pipeline_VITIS_LOOP_30_124
INFO-FLOW: Append model keccak_absorb_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: Append model KeccakF1600_StatePermute_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_391_1
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_30_1
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_400_2
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_409_4
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_423_6
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_425_7
INFO-FLOW: Append model keccak_absorb_Pipeline_VITIS_LOOP_30_125
INFO-FLOW: Append model keccak_absorb
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_uniform_gamma1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3
INFO-FLOW: Append model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4
INFO-FLOW: Append model pqcrystals_dilithium2_ref_polyveck_invntt_tomont
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114
INFO-FLOW: Append model keccak_squeeze_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223
INFO-FLOW: Append model pqcrystals_dilithium2_ref_poly_challenge_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5
INFO-FLOW: Append model pqcrystals_dilithium2_ref_pack_sig_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref_signature_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_urem_10s_3ns_9_14_seq_1 pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_mul_32s_23s_54_1_1 pqcrystals_dilithium2_ref_mul_32s_27ns_32_1_1 pqcrystals_dilithium2_ref_mul_32s_24s_55_1_1 pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_mul_32s_23ns_55_1_1 pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_4_1 pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_mul_32s_17ns_49_1_1 pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_mac_muladd_25s_14ns_24ns_32_4_1 pqcrystals_dilithium2_ref_mac_muladd_8s_19s_32s_32_4_1 pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_mul_32s_32s_64_1_1 pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 pqcrystals_dilithium2_ref_polyeta_unpack_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 pqcrystals_dilithium2_ref_polyt0_unpack_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 keccak_absorb_19 keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 KeccakF1600_StatePermute keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 keccak_absorb_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 KeccakF1600_StatePermute_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_391_1 keccak_absorb_Pipeline_VITIS_LOOP_30_1 keccak_absorb_Pipeline_VITIS_LOOP_400_2 keccak_absorb_Pipeline_VITIS_LOOP_409_4 keccak_absorb_Pipeline_VITIS_LOOP_416_5 keccak_absorb_Pipeline_VITIS_LOOP_423_6 keccak_absorb_Pipeline_VITIS_LOOP_425_7 keccak_absorb_Pipeline_VITIS_LOOP_30_125 keccak_absorb pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 pqcrystals_dilithium2_ref_poly_uniform pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 pqcrystals_dilithium2_ref_poly_uniform_gamma1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_polyveck_invntt_tomont pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 keccak_squeeze_1 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 pqcrystals_dilithium2_ref_poly_challenge_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 pqcrystals_dilithium2_ref_pack_sig_1 pqcrystals_dilithium2_ref_signature_1 pqcrystals_dilithium2_ref
INFO-FLOW: Generating /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_urem_10s_3ns_9_14_seq_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mul_32s_23s_54_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mul_32s_27ns_32_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mul_32s_24s_55_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mul_32s_23ns_55_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_4_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mul_32s_17ns_49_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mac_muladd_25s_14ns_24ns_32_4_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mac_muladd_8s_19s_32s_32_4_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_mul_32s_32s_64_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_polyeta_unpack_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_polyt0_unpack_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1
INFO-FLOW: To file: write model keccak_absorb_19
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_391_1
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_30_1
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_400_2
INFO-FLOW: To file: write model KeccakF1600_StatePermute
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_409_4
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_423_6
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_425_7
INFO-FLOW: To file: write model keccak_absorb_1_Pipeline_VITIS_LOOP_30_124
INFO-FLOW: To file: write model keccak_absorb_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: To file: write model KeccakF1600_StatePermute_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_391_1
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_30_1
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_400_2
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_409_4
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_423_6
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_425_7
INFO-FLOW: To file: write model keccak_absorb_Pipeline_VITIS_LOOP_30_125
INFO-FLOW: To file: write model keccak_absorb
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_uniform_gamma1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_polyveck_invntt_tomont
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114
INFO-FLOW: To file: write model keccak_squeeze_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_poly_challenge_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_pack_sig_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref_signature_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref
INFO-FLOW: Generating /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/shikha/Vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/vhdl' dstVlogDir='/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/vlog' tclDir='/home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db' modelList='pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_urem_10s_3ns_9_14_seq_1
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_mul_32s_23s_54_1_1
pqcrystals_dilithium2_ref_mul_32s_27ns_32_1_1
pqcrystals_dilithium2_ref_mul_32s_24s_55_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mul_32s_23ns_55_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_4_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mul_32s_17ns_49_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mac_muladd_25s_14ns_24ns_32_4_1
pqcrystals_dilithium2_ref_mac_muladd_8s_19s_32s_32_4_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mul_32s_32s_64_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3
pqcrystals_dilithium2_ref_polyeta_unpack_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5
pqcrystals_dilithium2_ref_polyt0_unpack_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1
keccak_absorb_19
keccak_absorb_1_Pipeline_VITIS_LOOP_391_1
keccak_absorb_1_Pipeline_VITIS_LOOP_30_1
keccak_absorb_1_Pipeline_VITIS_LOOP_400_2
KeccakF1600_StatePermute
keccak_absorb_1_Pipeline_VITIS_LOOP_409_4
keccak_absorb_1_Pipeline_VITIS_LOOP_416_5
keccak_absorb_1_Pipeline_VITIS_LOOP_423_6
keccak_absorb_1_Pipeline_VITIS_LOOP_425_7
keccak_absorb_1_Pipeline_VITIS_LOOP_30_124
keccak_absorb_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5
KeccakF1600_StatePermute_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5
keccak_absorb_Pipeline_VITIS_LOOP_391_1
keccak_absorb_Pipeline_VITIS_LOOP_30_1
keccak_absorb_Pipeline_VITIS_LOOP_400_2
keccak_absorb_Pipeline_VITIS_LOOP_409_4
keccak_absorb_Pipeline_VITIS_LOOP_416_5
keccak_absorb_Pipeline_VITIS_LOOP_423_6
keccak_absorb_Pipeline_VITIS_LOOP_425_7
keccak_absorb_Pipeline_VITIS_LOOP_30_125
keccak_absorb
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122
pqcrystals_dilithium2_ref_poly_uniform
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311
pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5
pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2
pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1
pqcrystals_dilithium2_ref_poly_uniform_gamma1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1
pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3
pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4
pqcrystals_dilithium2_ref_polyveck_invntt_tomont
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114
keccak_squeeze_1
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223
pqcrystals_dilithium2_ref_poly_challenge_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1
pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1
pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3
pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5
pqcrystals_dilithium2_ref_pack_sig_1
pqcrystals_dilithium2_ref_signature_1
pqcrystals_dilithium2_ref
' expOnly='0'
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.compgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.19 seconds; current allocated memory: 2.277 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pqcrystals_dilithium2_ref_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pqcrystals_dilithium2_ref_pack_sig_1
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shikha/Final_Assignment/crypto_sign/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_urem_10s_3ns_9_14_seq_1
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_mul_32s_23s_54_1_1
pqcrystals_dilithium2_ref_mul_32s_27ns_32_1_1
pqcrystals_dilithium2_ref_mul_32s_24s_55_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mul_32s_23ns_55_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_4_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mul_32s_17ns_49_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mac_muladd_25s_14ns_24ns_32_4_1
pqcrystals_dilithium2_ref_mac_muladd_8s_19s_32s_32_4_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_mul_32s_32s_64_1_1
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W
pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3
pqcrystals_dilithium2_ref_polyeta_unpack_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5
pqcrystals_dilithium2_ref_polyt0_unpack_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1
keccak_absorb_19
keccak_absorb_1_Pipeline_VITIS_LOOP_391_1
keccak_absorb_1_Pipeline_VITIS_LOOP_30_1
keccak_absorb_1_Pipeline_VITIS_LOOP_400_2
KeccakF1600_StatePermute
keccak_absorb_1_Pipeline_VITIS_LOOP_409_4
keccak_absorb_1_Pipeline_VITIS_LOOP_416_5
keccak_absorb_1_Pipeline_VITIS_LOOP_423_6
keccak_absorb_1_Pipeline_VITIS_LOOP_425_7
keccak_absorb_1_Pipeline_VITIS_LOOP_30_124
keccak_absorb_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5
KeccakF1600_StatePermute_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5
keccak_absorb_Pipeline_VITIS_LOOP_391_1
keccak_absorb_Pipeline_VITIS_LOOP_30_1
keccak_absorb_Pipeline_VITIS_LOOP_400_2
keccak_absorb_Pipeline_VITIS_LOOP_409_4
keccak_absorb_Pipeline_VITIS_LOOP_416_5
keccak_absorb_Pipeline_VITIS_LOOP_423_6
keccak_absorb_Pipeline_VITIS_LOOP_425_7
keccak_absorb_Pipeline_VITIS_LOOP_30_125
keccak_absorb
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221
pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122
pqcrystals_dilithium2_ref_poly_uniform
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311
pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5
pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2
pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1
pqcrystals_dilithium2_ref_poly_uniform_gamma1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1
pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3
pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4
pqcrystals_dilithium2_ref_polyveck_invntt_tomont
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114
keccak_squeeze_1
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2
pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223
pqcrystals_dilithium2_ref_poly_challenge_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12
pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1
pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1
pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3
pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5
pqcrystals_dilithium2_ref_pack_sig_1
pqcrystals_dilithium2_ref_signature_1
pqcrystals_dilithium2_ref
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.compgen.dataonly.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyeta_unpack_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyt0_unpack_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_19.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_391_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_400_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_409_4.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_416_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_423_6.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_425_7.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1_Pipeline_VITIS_LOOP_30_124.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePermute_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_391_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_400_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_409_4.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_416_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_423_6.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_425_7.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb_Pipeline_VITIS_LOOP_30_125.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_absorb.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_uniform_gamma1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_polyveck_invntt_tomont.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/keccak_squeeze_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_poly_challenge_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_pack_sig_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref_signature_1.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/pqcrystals_dilithium2_ref.constraint.tcl 
Execute       sc_get_clocks pqcrystals_dilithium2_ref 
Execute       source /home/shikha/Final_Assignment/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST pqcrystals_dilithium2_ref MODULE2INSTS {pqcrystals_dilithium2_ref pqcrystals_dilithium2_ref pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 pqcrystals_dilithium2_ref_signature_1 grp_pqcrystals_dilithium2_ref_signature_1_fu_71 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1_fu_17167 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1_fu_17175 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18_fu_17181 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2_fu_17187 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3_fu_17194 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4_fu_17201 pqcrystals_dilithium2_ref_polyeta_unpack_1 {grp_pqcrystals_dilithium2_ref_polyeta_unpack_1_fu_50 grp_pqcrystals_dilithium2_ref_polyeta_unpack_1_fu_50} keccak_absorb_19 grp_keccak_absorb_19_fu_17208 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5_fu_17217 keccak_absorb_1 {grp_keccak_absorb_1_fu_17224 grp_keccak_absorb_1_fu_203} keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262} keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272} keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278} KeccakF1600_StatePermute {grp_KeccakF1600_StatePermute_fu_291 grp_KeccakF1600_StatePermute_fu_17248 grp_KeccakF1600_StatePermute_fu_277 grp_KeccakF1600_StatePermute_fu_210 grp_KeccakF1600_StatePermute_fu_277 grp_KeccakF1600_StatePermute_fu_162 grp_KeccakF1600_StatePermute_fu_172 grp_KeccakF1600_StatePermute_fu_291 grp_KeccakF1600_StatePermute_fu_224} keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299} keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309} keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320} keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325} keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6_fu_17241 pqcrystals_dilithium2_ref_polyt0_unpack_1 grp_pqcrystals_dilithium2_ref_polyt0_unpack_1_fu_50 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5_fu_17255 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5_fu_17261 KeccakF1600_StatePermute_1 grp_KeccakF1600_StatePermute_1_fu_17267 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59_fu_17274 pqcrystals_dilithium2_ref_poly_uniform grp_pqcrystals_dilithium2_ref_poly_uniform_fu_17280 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190 keccak_absorb {grp_keccak_absorb_fu_197 grp_keccak_absorb_fu_149} keccak_absorb_Pipeline_VITIS_LOOP_391_1 {grp_keccak_absorb_Pipeline_VITIS_LOOP_391_1_fu_253 grp_keccak_absorb_Pipeline_VITIS_LOOP_391_1_fu_253} keccak_absorb_Pipeline_VITIS_LOOP_30_1 {grp_keccak_absorb_Pipeline_VITIS_LOOP_30_1_fu_262 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_1_fu_262} keccak_absorb_Pipeline_VITIS_LOOP_400_2 {grp_keccak_absorb_Pipeline_VITIS_LOOP_400_2_fu_268 grp_keccak_absorb_Pipeline_VITIS_LOOP_400_2_fu_268} keccak_absorb_Pipeline_VITIS_LOOP_409_4 {grp_keccak_absorb_Pipeline_VITIS_LOOP_409_4_fu_285 grp_keccak_absorb_Pipeline_VITIS_LOOP_409_4_fu_285} keccak_absorb_Pipeline_VITIS_LOOP_416_5 {grp_keccak_absorb_Pipeline_VITIS_LOOP_416_5_fu_294 grp_keccak_absorb_Pipeline_VITIS_LOOP_416_5_fu_294} keccak_absorb_Pipeline_VITIS_LOOP_423_6 {grp_keccak_absorb_Pipeline_VITIS_LOOP_423_6_fu_304 grp_keccak_absorb_Pipeline_VITIS_LOOP_423_6_fu_304} keccak_absorb_Pipeline_VITIS_LOOP_425_7 {grp_keccak_absorb_Pipeline_VITIS_LOOP_425_7_fu_309 grp_keccak_absorb_Pipeline_VITIS_LOOP_425_7_fu_309} keccak_absorb_Pipeline_VITIS_LOOP_30_125 {grp_keccak_absorb_Pipeline_VITIS_LOOP_30_125_fu_318 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_125_fu_318} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3_fu_17291 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310_fu_17302 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311_fu_17313 pqcrystals_dilithium2_ref_poly_uniform_gamma1 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_fu_17324 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5_fu_142 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1_fu_169 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2_fu_177 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312_fu_17334 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1_fu_17345 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1_fu_17354 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114_fu_17359 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113_fu_17364 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1_fu_17373 pqcrystals_dilithium2_ref_polyveck_invntt_tomont grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_fu_17380 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4_fu_131 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3_fu_138 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1_fu_17387 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1_fu_17392 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1_fu_17398 keccak_squeeze_1 grp_keccak_squeeze_1_fu_17405 pqcrystals_dilithium2_ref_poly_challenge_1 grp_pqcrystals_dilithium2_ref_poly_challenge_1_fu_17414 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2_fu_218 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2_fu_231 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1_fu_237 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223_fu_243 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1_fu_17423 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315_fu_17430 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1_fu_17441 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4_fu_17447 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3_fu_17453 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1_fu_17463 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1_fu_17468 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1_fu_17473 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1_fu_17480 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1_fu_17486 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1_fu_17491 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_fu_17496 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_fu_17503 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_fu_17508 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1_fu_17513 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12_fu_17519 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1_fu_17524 pqcrystals_dilithium2_ref_pack_sig_1 grp_pqcrystals_dilithium2_ref_pack_sig_1_fu_17532 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36} INST2MODULE {pqcrystals_dilithium2_ref pqcrystals_dilithium2_ref grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 grp_pqcrystals_dilithium2_ref_signature_1_fu_71 pqcrystals_dilithium2_ref_signature_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1_fu_17167 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1_fu_17175 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18_fu_17181 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2_fu_17187 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3_fu_17194 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4_fu_17201 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 grp_pqcrystals_dilithium2_ref_polyeta_unpack_1_fu_50 pqcrystals_dilithium2_ref_polyeta_unpack_1 grp_keccak_absorb_19_fu_17208 keccak_absorb_19 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5_fu_17217 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 grp_keccak_absorb_1_fu_17224 keccak_absorb_1 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272 keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 grp_KeccakF1600_StatePermute_fu_291 KeccakF1600_StatePermute grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335 keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6_fu_17241 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 grp_pqcrystals_dilithium2_ref_polyt0_unpack_1_fu_50 pqcrystals_dilithium2_ref_polyt0_unpack_1 grp_KeccakF1600_StatePermute_fu_17248 KeccakF1600_StatePermute grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5_fu_17255 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5_fu_17261 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 grp_KeccakF1600_StatePermute_1_fu_17267 KeccakF1600_StatePermute_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59_fu_17274 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 grp_pqcrystals_dilithium2_ref_poly_uniform_fu_17280 pqcrystals_dilithium2_ref_poly_uniform grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 grp_keccak_absorb_fu_197 keccak_absorb grp_keccak_absorb_Pipeline_VITIS_LOOP_391_1_fu_253 keccak_absorb_Pipeline_VITIS_LOOP_391_1 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_1_fu_262 keccak_absorb_Pipeline_VITIS_LOOP_30_1 grp_keccak_absorb_Pipeline_VITIS_LOOP_400_2_fu_268 keccak_absorb_Pipeline_VITIS_LOOP_400_2 grp_KeccakF1600_StatePermute_fu_277 KeccakF1600_StatePermute grp_keccak_absorb_Pipeline_VITIS_LOOP_409_4_fu_285 keccak_absorb_Pipeline_VITIS_LOOP_409_4 grp_keccak_absorb_Pipeline_VITIS_LOOP_416_5_fu_294 keccak_absorb_Pipeline_VITIS_LOOP_416_5 grp_keccak_absorb_Pipeline_VITIS_LOOP_423_6_fu_304 keccak_absorb_Pipeline_VITIS_LOOP_423_6 grp_keccak_absorb_Pipeline_VITIS_LOOP_425_7_fu_309 keccak_absorb_Pipeline_VITIS_LOOP_425_7 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_125_fu_318 keccak_absorb_Pipeline_VITIS_LOOP_30_125 grp_KeccakF1600_StatePermute_fu_210 KeccakF1600_StatePermute grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3_fu_17291 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310_fu_17302 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311_fu_17313 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_fu_17324 pqcrystals_dilithium2_ref_poly_uniform_gamma1 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5_fu_142 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 grp_keccak_absorb_fu_149 keccak_absorb grp_KeccakF1600_StatePermute_fu_162 KeccakF1600_StatePermute grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1_fu_169 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2_fu_177 pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312_fu_17334 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1_fu_17345 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1_fu_17354 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114_fu_17359 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113_fu_17364 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1_fu_17373 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_fu_17380 pqcrystals_dilithium2_ref_polyveck_invntt_tomont grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4_fu_131 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3_fu_138 pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1_fu_17387 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1_fu_17392 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1_fu_17398 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 grp_keccak_squeeze_1_fu_17405 keccak_squeeze_1 grp_KeccakF1600_StatePermute_fu_172 KeccakF1600_StatePermute grp_pqcrystals_dilithium2_ref_poly_challenge_1_fu_17414 pqcrystals_dilithium2_ref_poly_challenge_1 grp_keccak_absorb_1_fu_203 keccak_absorb_1 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2_fu_218 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 grp_KeccakF1600_StatePermute_fu_224 KeccakF1600_StatePermute grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2_fu_231 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1_fu_237 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223_fu_243 pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1_fu_17423 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315_fu_17430 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1_fu_17441 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4_fu_17447 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3_fu_17453 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1_fu_17463 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1_fu_17468 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1_fu_17473 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1_fu_17480 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1_fu_17486 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1_fu_17491 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_fu_17496 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_fu_17503 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_fu_17508 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1_fu_17513 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12_fu_17519 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1_fu_17524 pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 grp_pqcrystals_dilithium2_ref_pack_sig_1_fu_17532 pqcrystals_dilithium2_ref_pack_sig_1 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36 pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5} INSTDATA {pqcrystals_dilithium2_ref {DEPTH 1 CHILDREN {grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 grp_pqcrystals_dilithium2_ref_signature_1_fu_71}} grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 {DEPTH 2 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_fu_71 {DEPTH 2 CHILDREN {grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1_fu_17167 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1_fu_17175 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18_fu_17181 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2_fu_17187 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3_fu_17194 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4_fu_17201 grp_keccak_absorb_19_fu_17208 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5_fu_17217 grp_keccak_absorb_1_fu_17224 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6_fu_17241 grp_KeccakF1600_StatePermute_fu_17248 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5_fu_17255 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5_fu_17261 grp_KeccakF1600_StatePermute_1_fu_17267 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59_fu_17274 grp_pqcrystals_dilithium2_ref_poly_uniform_fu_17280 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3_fu_17291 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310_fu_17302 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311_fu_17313 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_fu_17324 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312_fu_17334 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1_fu_17345 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1_fu_17354 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114_fu_17359 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113_fu_17364 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1_fu_17373 grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_fu_17380 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1_fu_17387 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1_fu_17392 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1_fu_17398 grp_keccak_squeeze_1_fu_17405 grp_pqcrystals_dilithium2_ref_poly_challenge_1_fu_17414 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1_fu_17423 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315_fu_17430 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1_fu_17441 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4_fu_17447 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3_fu_17453 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1_fu_17463 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1_fu_17468 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1_fu_17473 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1_fu_17480 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1_fu_17486 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1_fu_17491 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_fu_17496 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_fu_17503 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_fu_17508 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1_fu_17513 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12_fu_17519 grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1_fu_17524 grp_pqcrystals_dilithium2_ref_pack_sig_1_fu_17532}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1_fu_17167 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1_fu_17175 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18_fu_17181 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2_fu_17187 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3_fu_17194 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4_fu_17201 {DEPTH 3 CHILDREN grp_pqcrystals_dilithium2_ref_polyeta_unpack_1_fu_50} grp_pqcrystals_dilithium2_ref_polyeta_unpack_1_fu_50 {DEPTH 4 CHILDREN {}} grp_keccak_absorb_19_fu_17208 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5_fu_17217 {DEPTH 3 CHILDREN grp_pqcrystals_dilithium2_ref_polyeta_unpack_1_fu_50} grp_keccak_absorb_1_fu_17224 {DEPTH 3 CHILDREN {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 grp_KeccakF1600_StatePermute_fu_291 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 {DEPTH 5 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_291 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335 {DEPTH 5 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6_fu_17241 {DEPTH 3 CHILDREN grp_pqcrystals_dilithium2_ref_polyt0_unpack_1_fu_50} grp_pqcrystals_dilithium2_ref_polyt0_unpack_1_fu_50 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_17248 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5_fu_17255 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5_fu_17261 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_1_fu_17267 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59_fu_17274 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_fu_17280 {DEPTH 3 CHILDREN {grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190 grp_keccak_absorb_fu_197 grp_KeccakF1600_StatePermute_fu_210 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240 grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247}} grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190 {DEPTH 4 CHILDREN {}} grp_keccak_absorb_fu_197 {DEPTH 4 CHILDREN {grp_keccak_absorb_Pipeline_VITIS_LOOP_391_1_fu_253 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_1_fu_262 grp_keccak_absorb_Pipeline_VITIS_LOOP_400_2_fu_268 grp_KeccakF1600_StatePermute_fu_277 grp_keccak_absorb_Pipeline_VITIS_LOOP_409_4_fu_285 grp_keccak_absorb_Pipeline_VITIS_LOOP_416_5_fu_294 grp_keccak_absorb_Pipeline_VITIS_LOOP_423_6_fu_304 grp_keccak_absorb_Pipeline_VITIS_LOOP_425_7_fu_309 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_125_fu_318}} grp_keccak_absorb_Pipeline_VITIS_LOOP_391_1_fu_253 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_30_1_fu_262 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_400_2_fu_268 {DEPTH 5 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_277 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_409_4_fu_285 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_416_5_fu_294 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_423_6_fu_304 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_425_7_fu_309 {DEPTH 5 CHILDREN {}} grp_keccak_absorb_Pipeline_VITIS_LOOP_30_125_fu_318 {DEPTH 5 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_210 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3_fu_17291 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310_fu_17302 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311_fu_17313 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_fu_17324 {DEPTH 3 CHILDREN {grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5_fu_142 grp_keccak_absorb_fu_149 grp_KeccakF1600_StatePermute_fu_162 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1_fu_169 grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2_fu_177}} grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5_fu_142 {DEPTH 4 CHILDREN {}} grp_keccak_absorb_fu_149 {DEPTH 4 CHILDREN {grp_keccak_absorb_Pipeline_VITIS_LOOP_391_1_fu_253 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_1_fu_262 grp_keccak_absorb_Pipeline_VITIS_LOOP_400_2_fu_268 grp_KeccakF1600_StatePermute_fu_277 grp_keccak_absorb_Pipeline_VITIS_LOOP_409_4_fu_285 grp_keccak_absorb_Pipeline_VITIS_LOOP_416_5_fu_294 grp_keccak_absorb_Pipeline_VITIS_LOOP_423_6_fu_304 grp_keccak_absorb_Pipeline_VITIS_LOOP_425_7_fu_309 grp_keccak_absorb_Pipeline_VITIS_LOOP_30_125_fu_318}} grp_KeccakF1600_StatePermute_fu_162 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1_fu_169 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2_fu_177 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312_fu_17334 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1_fu_17345 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1_fu_17354 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114_fu_17359 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113_fu_17364 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1_fu_17373 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_fu_17380 {DEPTH 3 CHILDREN {grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4_fu_131 grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3_fu_138}} grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4_fu_131 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3_fu_138 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1_fu_17387 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1_fu_17392 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1_fu_17398 {DEPTH 3 CHILDREN {}} grp_keccak_squeeze_1_fu_17405 {DEPTH 3 CHILDREN grp_KeccakF1600_StatePermute_fu_172} grp_KeccakF1600_StatePermute_fu_172 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_challenge_1_fu_17414 {DEPTH 3 CHILDREN {grp_keccak_absorb_1_fu_203 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2_fu_218 grp_KeccakF1600_StatePermute_fu_224 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2_fu_231 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1_fu_237 grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223_fu_243}} grp_keccak_absorb_1_fu_203 {DEPTH 4 CHILDREN {grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 grp_KeccakF1600_StatePermute_fu_291 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335}} grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2_fu_218 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_224 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2_fu_231 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1_fu_237 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223_fu_243 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1_fu_17423 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315_fu_17430 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1_fu_17441 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4_fu_17447 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3_fu_17453 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1_fu_17463 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1_fu_17468 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1_fu_17473 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1_fu_17480 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1_fu_17486 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1_fu_17491 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_fu_17496 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_fu_17503 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_fu_17508 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1_fu_17513 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12_fu_17519 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1_fu_17524 {DEPTH 3 CHILDREN {}} grp_pqcrystals_dilithium2_ref_pack_sig_1_fu_17532 {DEPTH 3 CHILDREN {grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30 grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36}} grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30 {DEPTH 4 CHILDREN {}} grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36 {DEPTH 4 CHILDREN {}}} MODULEDATA {pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_54_fu_102_p2 SOURCE dilithium2/sign.c:205 VARIABLE i_54 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln206_fu_116_p2 SOURCE dilithium2/sign.c:206 VARIABLE sub_ln206 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln206_1_fu_126_p2 SOURCE dilithium2/sign.c:206 VARIABLE sub_ln206_1 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_81_p2 SOURCE dilithium2/packing.c:122 VARIABLE add_ln122 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_83_p2 SOURCE dilithium2/packing.c:126 VARIABLE add_ln126 LOOP VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_108_p2 SOURCE dilithium2/packing.c:127 VARIABLE add_ln127 LOOP VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_87_p2 SOURCE dilithium2/packing.c:130 VARIABLE add_ln130 LOOP VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_114_p2 SOURCE dilithium2/packing.c:131 VARIABLE add_ln131 LOOP VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_polyeta_unpack_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_fu_3743_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_fu_3794_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_fu_3804_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_fu_3815_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_fu_3875_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_fu_3886_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_fu_3955_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_fu_3966_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_fu_4033_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_fu_4044_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_fu_3826_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_1_fu_3901_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_1_fu_3911_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_1_fu_4110_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_1_fu_4121_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_1_fu_4195_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_1_fu_4206_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_1_fu_4279_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_1_fu_4290_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_1_fu_4357_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_1_fu_4368_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_1_fu_3985_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_2_fu_3995_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_2_fu_4063_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_2_fu_4434_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_2_fu_4445_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_2_fu_4519_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_2_fu_4530_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_2_fu_4603_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_2_fu_4614_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_2_fu_4681_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_2_fu_4692_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_2_fu_4073_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_3_fu_4140_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_3_fu_4150_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_3_fu_4758_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_3_fu_4769_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_3_fu_4843_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_3_fu_4854_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_3_fu_4927_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_3_fu_4938_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_3_fu_5005_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_3_fu_5016_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_3_fu_4225_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_4_fu_4235_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_4_fu_4309_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_4_fu_5082_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_4_fu_5093_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_4_fu_5167_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_4_fu_5178_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_4_fu_5251_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_4_fu_5262_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_4_fu_5329_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_4_fu_5340_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_4_fu_4319_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_5_fu_4387_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_5_fu_4397_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_5_fu_5406_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_5_fu_5417_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_5_fu_5491_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_5_fu_5502_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_5_fu_5575_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_5_fu_5586_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_5_fu_5653_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_5_fu_5664_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_5_fu_4464_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_6_fu_4474_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_6_fu_4549_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_6_fu_5730_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_6_fu_5741_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_6_fu_5815_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_6_fu_5826_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_6_fu_5899_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_6_fu_5910_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_6_fu_5977_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_6_fu_5988_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_6_fu_4559_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_7_fu_4633_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_7_fu_4643_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_7_fu_6054_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_7_fu_6065_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_7_fu_6139_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_7_fu_6150_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_7_fu_6223_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_7_fu_6234_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_7_fu_6301_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_7_fu_6312_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_7_fu_4711_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_8_fu_4721_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_8_fu_4788_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_8_fu_6378_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_8_fu_6389_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_8_fu_6463_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_8_fu_6474_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_8_fu_6547_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_8_fu_6558_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_8_fu_6625_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_8_fu_6636_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_8_fu_4798_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_9_fu_4873_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_9_fu_4883_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_9_fu_6702_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_9_fu_6713_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_9_fu_6787_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_9_fu_6798_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_9_fu_6871_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_9_fu_6882_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_9_fu_6949_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_9_fu_6960_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_9_fu_4957_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_10_fu_4967_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_10_fu_5035_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_10_fu_7026_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_10_fu_7037_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_10_fu_7111_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_10_fu_7122_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_10_fu_7195_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_10_fu_7206_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_10_fu_7273_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_10_fu_7284_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_10_fu_5045_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_11_fu_5112_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_11_fu_5122_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_11_fu_7350_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_11_fu_7361_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_11_fu_7435_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_11_fu_7446_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_11_fu_7519_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_11_fu_7530_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_11_fu_7597_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_11_fu_7608_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_11_fu_5197_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_12_fu_5207_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_12_fu_5281_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_12_fu_7654_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_12_fu_7665_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_12_fu_7711_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_12_fu_7722_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_12_fu_7767_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_12_fu_7778_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_12_fu_7817_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_12_fu_7828_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_12_fu_5291_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_13_fu_5359_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_13_fu_5369_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_13_fu_7865_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_13_fu_7876_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_13_fu_7920_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_13_fu_7931_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_13_fu_7975_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_13_fu_7986_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_13_fu_8023_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_13_fu_8034_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_13_fu_5436_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_14_fu_5446_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_14_fu_5521_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_14_fu_8071_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_14_fu_8082_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_14_fu_8126_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_14_fu_8137_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_14_fu_8181_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_14_fu_8192_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_14_fu_8229_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_14_fu_8240_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_14_fu_5531_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_15_fu_5605_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_15_fu_5615_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_15_fu_8278_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_15_fu_8289_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_15_fu_8335_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_15_fu_8346_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_15_fu_8391_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_15_fu_8402_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_15_fu_8441_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_15_fu_8452_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_15_fu_5683_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_16_fu_5693_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_16_fu_5760_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_16_fu_8490_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_16_fu_8501_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_16_fu_8545_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_16_fu_8556_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_16_fu_8600_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_16_fu_8611_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_16_fu_8648_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_16_fu_8659_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_16_fu_5770_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_17_fu_5845_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_17_fu_5855_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_17_fu_8696_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_17_fu_8707_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_17_fu_8751_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_17_fu_8762_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_17_fu_8806_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_17_fu_8817_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_17_fu_8854_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_17_fu_8865_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_17_fu_5929_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_18_fu_5939_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_18_fu_6007_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_18_fu_8902_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_18_fu_8913_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_18_fu_8959_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_18_fu_8970_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_18_fu_9015_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_18_fu_9026_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_18_fu_9065_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_18_fu_9076_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_18_fu_6017_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_19_fu_6084_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_19_fu_6094_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_19_fu_9114_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_19_fu_9125_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_19_fu_9170_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_19_fu_9181_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_19_fu_9225_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_19_fu_9236_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_19_fu_9273_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_19_fu_9284_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_19_fu_6169_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_20_fu_6179_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_20_fu_6253_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_20_fu_9321_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_20_fu_9332_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_20_fu_9376_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_20_fu_9387_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_20_fu_9431_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_20_fu_9442_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_20_fu_9479_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_20_fu_9490_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_20_fu_6263_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_21_fu_6331_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_21_fu_6341_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_21_fu_9527_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_21_fu_9538_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_21_fu_9583_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_21_fu_9594_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_21_fu_9639_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_21_fu_9650_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_21_fu_9689_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_21_fu_9700_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_21_fu_6408_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_22_fu_6418_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_22_fu_6493_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_22_fu_9738_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_22_fu_9749_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_22_fu_9795_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_22_fu_9806_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_22_fu_9850_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_22_fu_9861_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_22_fu_9898_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_22_fu_9909_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_22_fu_6503_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_23_fu_6577_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_23_fu_6587_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_23_fu_9946_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_23_fu_9957_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_23_fu_10001_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_23_fu_10012_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_23_fu_10056_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_23_fu_10067_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_23_fu_10104_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_23_fu_10115_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_23_fu_6655_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_24_fu_6665_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_24_fu_6732_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_24_fu_10152_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_24_fu_10163_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_24_fu_10207_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_24_fu_10218_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_24_fu_10263_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_24_fu_10274_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_24_fu_10313_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_24_fu_10324_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_24_fu_6742_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_25_fu_6817_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_25_fu_6827_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_25_fu_10362_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_25_fu_10373_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_25_fu_10419_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_25_fu_10430_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_25_fu_10475_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_25_fu_10486_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_25_fu_10523_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_25_fu_10534_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_25_fu_6901_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_26_fu_6911_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_26_fu_6979_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_26_fu_10571_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_26_fu_10582_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_26_fu_10626_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_26_fu_10637_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_26_fu_10681_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_26_fu_10692_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_26_fu_10729_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_26_fu_10740_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_26_fu_6989_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_27_fu_7056_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_27_fu_7066_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_27_fu_10777_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_27_fu_10788_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_27_fu_10832_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_27_fu_10843_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_27_fu_10887_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_27_fu_10898_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_27_fu_10937_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_27_fu_10948_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_27_fu_7141_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_28_fu_7151_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_28_fu_7225_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_28_fu_10986_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_28_fu_10997_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_28_fu_11043_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_28_fu_11054_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_28_fu_11099_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_28_fu_11110_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_28_fu_11149_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_28_fu_11160_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_28_fu_7235_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_29_fu_7303_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_29_fu_7313_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_29_fu_11197_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_29_fu_11208_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_29_fu_11252_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_29_fu_11263_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_29_fu_11307_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_29_fu_11318_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_29_fu_11355_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_29_fu_11366_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_29_fu_7380_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_30_fu_7390_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_30_fu_7465_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_30_fu_11403_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_30_fu_11414_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_30_fu_11458_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_30_fu_11469_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_30_fu_11513_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_30_fu_11524_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_30_fu_11561_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_30_fu_11572_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_30_fu_7475_p2 SOURCE dilithium2/poly.c:599 VARIABLE add_ln599_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_31_fu_7549_p2 SOURCE dilithium2/poly.c:601 VARIABLE add_ln601_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_31_fu_7559_p2 SOURCE dilithium2/poly.c:604 VARIABLE add_ln604_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln608_31_fu_11610_p2 SOURCE dilithium2/poly.c:608 VARIABLE sub_ln608_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln609_31_fu_11621_p2 SOURCE dilithium2/poly.c:609 VARIABLE sub_ln609_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln610_31_fu_11667_p2 SOURCE dilithium2/poly.c:610 VARIABLE sub_ln610_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln611_31_fu_11678_p2 SOURCE dilithium2/poly.c:611 VARIABLE sub_ln611_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_31_fu_11723_p2 SOURCE dilithium2/poly.c:612 VARIABLE sub_ln612_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln613_31_fu_11734_p2 SOURCE dilithium2/poly.c:613 VARIABLE sub_ln613_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln614_31_fu_11773_p2 SOURCE dilithium2/poly.c:614 VARIABLE sub_ln614_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln615_31_fu_11784_p2 SOURCE dilithium2/poly.c:615 VARIABLE sub_ln615_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_74_p2 SOURCE dilithium2/packing.c:134 VARIABLE add_ln134 LOOP VITIS_LOOP_134_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_74_p2 SOURCE dilithium2/packing.c:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_polyt0_unpack_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_fu_6924_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_fu_6964_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_fu_6974_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_fu_7073_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_fu_7083_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_fu_7130_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_fu_7140_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_fu_7221_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_fu_7231_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_fu_7356_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_fu_7366_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_fu_7474_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_fu_6984_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_fu_7093_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_fu_7150_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_fu_7241_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_fu_7376_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_fu_7387_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_fu_7484_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_fu_7527_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_fu_7495_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_1_fu_7538_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_1_fu_7548_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_1_fu_7584_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_1_fu_7594_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_1_fu_7719_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_1_fu_7729_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_1_fu_7821_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_1_fu_7831_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_1_fu_7930_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_1_fu_7940_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_1_fu_7987_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_1_fu_7997_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_1_fu_7604_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_1_fu_7739_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_1_fu_7750_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_1_fu_7841_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_1_fu_7950_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_1_fu_8007_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_1_fu_8116_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_1_fu_8127_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_1_fu_8138_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_2_fu_8148_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_2_fu_8184_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_2_fu_8194_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_2_fu_8293_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_2_fu_8303_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_2_fu_8350_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_2_fu_8360_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_2_fu_8441_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_2_fu_8451_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_2_fu_8576_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_2_fu_8586_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_2_fu_8694_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_2_fu_8204_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_2_fu_8313_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_2_fu_8370_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_2_fu_8461_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_2_fu_8596_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_2_fu_8607_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_2_fu_8704_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_2_fu_8747_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_2_fu_8715_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_3_fu_8758_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_3_fu_8768_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_3_fu_8804_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_3_fu_8814_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_3_fu_8939_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_3_fu_8949_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_3_fu_9041_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_3_fu_9051_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_3_fu_9150_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_3_fu_9160_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_3_fu_9207_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_3_fu_9217_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_3_fu_8824_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_3_fu_8959_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_3_fu_8970_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_3_fu_9061_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_3_fu_9170_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_3_fu_9227_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_3_fu_9336_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_3_fu_9347_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_3_fu_9358_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_4_fu_9368_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_4_fu_9404_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_4_fu_9414_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_4_fu_9513_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_4_fu_9523_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_4_fu_9570_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_4_fu_9580_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_4_fu_9661_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_4_fu_9671_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_4_fu_9796_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_4_fu_9806_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_4_fu_9914_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_4_fu_9424_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_4_fu_9533_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_4_fu_9590_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_4_fu_9681_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_4_fu_9816_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_4_fu_9827_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_4_fu_9924_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_4_fu_9967_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_4_fu_9935_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_5_fu_9978_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_5_fu_9988_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_5_fu_10024_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_5_fu_10034_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_5_fu_10159_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_5_fu_10169_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_5_fu_10261_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_5_fu_10271_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_5_fu_10370_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_5_fu_10380_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_5_fu_10427_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_5_fu_10437_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_5_fu_10044_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_5_fu_10179_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_5_fu_10190_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_5_fu_10281_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_5_fu_10390_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_5_fu_10447_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_5_fu_10556_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_5_fu_10567_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_5_fu_10578_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_6_fu_10588_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_6_fu_10624_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_6_fu_10634_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_6_fu_10733_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_6_fu_10743_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_6_fu_10790_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_6_fu_10800_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_6_fu_10881_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_6_fu_10891_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_6_fu_11016_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_6_fu_11026_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_6_fu_11134_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_6_fu_10644_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_6_fu_10753_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_6_fu_10810_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_6_fu_10901_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_6_fu_11036_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_6_fu_11047_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_6_fu_11144_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_6_fu_11187_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_6_fu_11155_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_7_fu_11198_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_7_fu_11208_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_7_fu_11244_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_7_fu_11254_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_7_fu_11379_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_7_fu_11389_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_7_fu_11481_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_7_fu_11491_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_7_fu_11590_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_7_fu_11600_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_7_fu_11647_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_7_fu_11657_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_7_fu_11264_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_7_fu_11399_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_7_fu_11410_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_7_fu_11501_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_7_fu_11610_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_7_fu_11667_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_7_fu_11776_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_7_fu_11787_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_7_fu_11798_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_8_fu_11808_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_8_fu_11844_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_8_fu_11854_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_8_fu_11953_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_8_fu_11963_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_8_fu_12010_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_8_fu_12020_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_8_fu_12101_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_8_fu_12111_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_8_fu_12236_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_8_fu_12246_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_8_fu_12354_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_8_fu_11864_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_8_fu_11973_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_8_fu_12030_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_8_fu_12121_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_8_fu_12256_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_8_fu_12267_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_8_fu_12364_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_8_fu_12407_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_8_fu_12375_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_9_fu_12418_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_9_fu_12428_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_9_fu_12464_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_9_fu_12474_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_9_fu_12599_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_9_fu_12609_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_9_fu_12701_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_9_fu_12711_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_9_fu_12810_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_9_fu_12820_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_9_fu_12867_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_9_fu_12877_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_9_fu_12484_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_9_fu_12619_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_9_fu_12630_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_9_fu_12721_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_9_fu_12830_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_9_fu_12887_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_9_fu_12996_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_9_fu_13007_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_9_fu_13018_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_10_fu_13028_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_10_fu_13064_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_10_fu_13074_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_10_fu_13173_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_10_fu_13183_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_10_fu_13230_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_10_fu_13240_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_10_fu_13321_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_10_fu_13331_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_10_fu_13456_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_10_fu_13466_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_10_fu_13574_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_10_fu_13084_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_10_fu_13193_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_10_fu_13250_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_10_fu_13341_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_10_fu_13476_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_10_fu_13487_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_10_fu_13584_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_10_fu_13627_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_10_fu_13595_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_11_fu_13638_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_11_fu_13648_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_11_fu_13684_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_11_fu_13694_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_11_fu_13819_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_11_fu_13829_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_11_fu_13921_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_11_fu_13931_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_11_fu_14030_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_11_fu_14040_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_11_fu_14087_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_11_fu_14097_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_11_fu_13704_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_11_fu_13839_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_11_fu_13850_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_11_fu_13941_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_11_fu_14050_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_11_fu_14107_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_11_fu_14216_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_11_fu_14227_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_11_fu_14238_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_12_fu_14248_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_12_fu_14284_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_12_fu_14294_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_12_fu_14393_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_12_fu_14403_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_12_fu_14450_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_12_fu_14460_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_12_fu_14541_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_12_fu_14551_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_12_fu_14676_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_12_fu_14686_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_12_fu_14794_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_12_fu_14304_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_12_fu_14413_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_12_fu_14470_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_12_fu_14561_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_12_fu_14696_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_12_fu_14707_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_12_fu_14804_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_12_fu_14847_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_12_fu_14815_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_13_fu_14858_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_13_fu_14868_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_13_fu_14904_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_13_fu_14914_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_13_fu_15039_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_13_fu_15049_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_13_fu_15141_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_13_fu_15151_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_13_fu_15250_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_13_fu_15260_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_13_fu_15307_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_13_fu_15317_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_13_fu_14924_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_13_fu_15059_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_13_fu_15070_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_13_fu_15161_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_13_fu_15270_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_13_fu_15327_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_13_fu_15436_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_13_fu_15447_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_13_fu_15458_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_14_fu_15468_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_14_fu_15504_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_14_fu_15514_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_14_fu_15613_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_14_fu_15623_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_14_fu_15670_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_14_fu_15680_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_14_fu_15761_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_14_fu_15771_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_14_fu_15896_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_14_fu_15906_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_14_fu_16014_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_14_fu_15524_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_14_fu_15633_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_14_fu_15690_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_14_fu_15781_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_14_fu_15916_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_14_fu_15927_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_14_fu_16024_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_14_fu_16067_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_14_fu_16035_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_15_fu_16078_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_15_fu_16088_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_15_fu_16124_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_15_fu_16134_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_15_fu_16259_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_15_fu_16269_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_15_fu_16361_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_15_fu_16371_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_15_fu_16470_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_15_fu_16480_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_15_fu_16527_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_15_fu_16537_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_15_fu_16144_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_15_fu_16279_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_15_fu_16290_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_15_fu_16381_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_15_fu_16490_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_15_fu_16547_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_15_fu_16656_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_15_fu_16667_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_15_fu_16678_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_16_fu_16688_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_16_fu_16724_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_16_fu_16734_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_16_fu_16833_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_16_fu_16843_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_16_fu_16890_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_16_fu_16900_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_16_fu_16981_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_16_fu_16991_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_16_fu_17116_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_16_fu_17126_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_16_fu_17234_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_16_fu_16744_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_16_fu_16853_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_16_fu_16910_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_16_fu_17001_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_16_fu_17136_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_16_fu_17147_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_16_fu_17244_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_16_fu_17287_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_16_fu_17255_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_17_fu_17298_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_17_fu_17308_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_17_fu_17344_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_17_fu_17354_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_17_fu_17479_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_17_fu_17489_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_17_fu_17581_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_17_fu_17591_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_17_fu_17690_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_17_fu_17700_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_17_fu_17747_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_17_fu_17757_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_17_fu_17364_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_17_fu_17499_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_17_fu_17510_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_17_fu_17601_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_17_fu_17710_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_17_fu_17767_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_17_fu_17876_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_17_fu_17887_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_17_fu_17898_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_18_fu_17908_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_18_fu_17944_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_18_fu_17954_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_18_fu_18053_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_18_fu_18063_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_18_fu_18110_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_18_fu_18120_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_18_fu_18201_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_18_fu_18211_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_18_fu_18336_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_18_fu_18346_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_18_fu_18454_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_18_fu_17964_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_18_fu_18073_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_18_fu_18130_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_18_fu_18221_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_18_fu_18356_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_18_fu_18367_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_18_fu_18464_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_18_fu_18507_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_18_fu_18475_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_19_fu_18518_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_19_fu_18528_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_19_fu_18564_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_19_fu_18574_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_19_fu_18699_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_19_fu_18709_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_19_fu_18801_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_19_fu_18811_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_19_fu_18910_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_19_fu_18920_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_19_fu_18967_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_19_fu_18977_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_19_fu_18584_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_19_fu_18719_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_19_fu_18730_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_19_fu_18821_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_19_fu_18930_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_19_fu_18987_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_19_fu_19096_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_19_fu_19107_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_19_fu_19118_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_20_fu_19128_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_20_fu_19164_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_20_fu_19174_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_20_fu_19273_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_20_fu_19283_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_20_fu_19330_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_20_fu_19340_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_20_fu_19421_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_20_fu_19431_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_20_fu_19556_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_20_fu_19566_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_20_fu_19674_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_20_fu_19184_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_20_fu_19293_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_20_fu_19350_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_20_fu_19441_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_20_fu_19576_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_20_fu_19587_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_20_fu_19684_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_20_fu_19727_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_20_fu_19695_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_21_fu_19738_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_21_fu_19748_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_21_fu_19784_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_21_fu_19794_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_21_fu_19919_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_21_fu_19929_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_21_fu_20021_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_21_fu_20031_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_21_fu_20130_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_21_fu_20140_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_21_fu_20187_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_21_fu_20197_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_21_fu_19804_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_21_fu_19939_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_21_fu_19950_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_21_fu_20041_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_21_fu_20150_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_21_fu_20207_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_21_fu_20316_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_21_fu_20327_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_21_fu_20338_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_22_fu_20348_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_22_fu_20384_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_22_fu_20394_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_22_fu_20493_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_22_fu_20503_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_22_fu_20550_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_22_fu_20560_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_22_fu_20641_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_22_fu_20651_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_22_fu_20776_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_22_fu_20786_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_22_fu_20894_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_22_fu_20404_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_22_fu_20513_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_22_fu_20570_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_22_fu_20661_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_22_fu_20796_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_22_fu_20807_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_22_fu_20904_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_22_fu_20947_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_22_fu_20915_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_23_fu_20958_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_23_fu_20968_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_23_fu_21004_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_23_fu_21014_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_23_fu_21139_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_23_fu_21149_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_23_fu_21241_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_23_fu_21251_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_23_fu_21350_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_23_fu_21360_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_23_fu_21407_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_23_fu_21417_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_23_fu_21024_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_23_fu_21159_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_23_fu_21170_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_23_fu_21261_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_23_fu_21370_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_23_fu_21427_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_23_fu_21536_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_23_fu_21547_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_23_fu_21558_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_24_fu_21568_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_24_fu_21604_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_24_fu_21614_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_24_fu_21713_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_24_fu_21723_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_24_fu_21770_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_24_fu_21780_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_24_fu_21861_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_24_fu_21871_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_24_fu_21996_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_24_fu_22006_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_24_fu_22114_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_24_fu_21624_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_24_fu_21733_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_24_fu_21790_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_24_fu_21881_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_24_fu_22016_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_24_fu_22027_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_24_fu_22124_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_24_fu_22167_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_24_fu_22135_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_25_fu_22178_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_25_fu_22188_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_25_fu_22224_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_25_fu_22234_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_25_fu_22359_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_25_fu_22369_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_25_fu_22461_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_25_fu_22471_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_25_fu_22570_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_25_fu_22580_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_25_fu_22627_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_25_fu_22637_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_25_fu_22244_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_25_fu_22379_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_25_fu_22390_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_25_fu_22481_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_25_fu_22590_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_25_fu_22647_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_25_fu_22756_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_25_fu_22767_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_25_fu_22778_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_26_fu_22788_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_26_fu_22824_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_26_fu_22834_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_26_fu_22933_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_26_fu_22943_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_26_fu_22990_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_26_fu_23000_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_26_fu_23081_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_26_fu_23091_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_26_fu_23216_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_26_fu_23226_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_26_fu_23334_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_26_fu_22844_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_26_fu_22953_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_26_fu_23010_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_26_fu_23101_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_26_fu_23236_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_26_fu_23247_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_26_fu_23344_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_26_fu_23387_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_26_fu_23355_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_27_fu_23398_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_27_fu_23408_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_27_fu_23444_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_27_fu_23454_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_27_fu_23579_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_27_fu_23589_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_27_fu_23681_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_27_fu_23691_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_27_fu_23790_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_27_fu_23800_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_27_fu_23847_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_27_fu_23857_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_27_fu_23464_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_27_fu_23599_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_27_fu_23610_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_27_fu_23701_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_27_fu_23810_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_27_fu_23867_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_27_fu_23976_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_27_fu_23987_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_27_fu_23998_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_28_fu_24008_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_28_fu_24044_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_28_fu_24054_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_28_fu_24153_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_28_fu_24163_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_28_fu_24210_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_28_fu_24220_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_28_fu_24301_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_28_fu_24311_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_28_fu_24436_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_28_fu_24446_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_28_fu_24554_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_28_fu_24064_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_28_fu_24173_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_28_fu_24230_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_28_fu_24321_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_28_fu_24456_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_28_fu_24467_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_28_fu_24564_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_28_fu_24607_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_28_fu_24575_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_29_fu_24618_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_29_fu_24628_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_29_fu_24664_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_29_fu_24674_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_29_fu_24799_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_29_fu_24809_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_29_fu_24901_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_29_fu_24911_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_29_fu_25010_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_29_fu_25020_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_29_fu_25067_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_29_fu_25077_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_29_fu_24684_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_29_fu_24819_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_29_fu_24830_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_29_fu_24921_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_29_fu_25030_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_29_fu_25087_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_29_fu_25196_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_29_fu_25207_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_29_fu_25218_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_30_fu_25228_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_30_fu_25264_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_30_fu_25274_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_30_fu_25373_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_30_fu_25383_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_30_fu_25430_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_30_fu_25440_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_30_fu_25521_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_30_fu_25531_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_30_fu_25656_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_30_fu_25666_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_30_fu_25774_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_30_fu_25284_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_30_fu_25393_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_30_fu_25450_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_30_fu_25541_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_30_fu_25676_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_30_fu_25687_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_30_fu_25784_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_30_fu_25827_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_30_fu_25795_p2 SOURCE dilithium2/poly.c:739 VARIABLE add_ln739_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_31_fu_25838_p2 SOURCE dilithium2/poly.c:740 VARIABLE add_ln740_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_31_fu_25848_p2 SOURCE dilithium2/poly.c:744 VARIABLE add_ln744_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_31_fu_25884_p2 SOURCE dilithium2/poly.c:745 VARIABLE add_ln745_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_31_fu_25894_p2 SOURCE dilithium2/poly.c:749 VARIABLE add_ln749_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln753_31_fu_26019_p2 SOURCE dilithium2/poly.c:753 VARIABLE add_ln753_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln754_31_fu_26029_p2 SOURCE dilithium2/poly.c:754 VARIABLE add_ln754_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln758_31_fu_26121_p2 SOURCE dilithium2/poly.c:758 VARIABLE add_ln758_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_31_fu_26131_p2 SOURCE dilithium2/poly.c:759 VARIABLE add_ln759_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_31_fu_26230_p2 SOURCE dilithium2/poly.c:763 VARIABLE add_ln763_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_31_fu_26240_p2 SOURCE dilithium2/poly.c:767 VARIABLE add_ln767_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_31_fu_26287_p2 SOURCE dilithium2/poly.c:768 VARIABLE add_ln768_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln772_31_fu_26297_p2 SOURCE dilithium2/poly.c:772 VARIABLE add_ln772_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln775_31_fu_25904_p2 SOURCE dilithium2/poly.c:775 VARIABLE sub_ln775_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln776_31_fu_26039_p2 SOURCE dilithium2/poly.c:776 VARIABLE sub_ln776_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln777_31_fu_26050_p2 SOURCE dilithium2/poly.c:777 VARIABLE sub_ln777_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln778_31_fu_26141_p2 SOURCE dilithium2/poly.c:778 VARIABLE sub_ln778_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln779_31_fu_26250_p2 SOURCE dilithium2/poly.c:779 VARIABLE sub_ln779_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln780_31_fu_26307_p2 SOURCE dilithium2/poly.c:780 VARIABLE sub_ln780_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln781_31_fu_26416_p2 SOURCE dilithium2/poly.c:781 VARIABLE sub_ln781_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln782_31_fu_26427_p2 SOURCE dilithium2/poly.c:782 VARIABLE sub_ln782_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_86_p2 SOURCE dilithium2/packing.c:142 VARIABLE add_ln142 LOOP VITIS_LOOP_142_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_96_p2 SOURCE dilithium2/packing.c:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_142_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_pqcrystals_dilithium2_ref_polyt0_unpack_1_fu_50_a SOURCE dilithium2/packing.c:143 VARIABLE add_ln143 LOOP VITIS_LOOP_142_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_60_p2 SOURCE dilithium2/fips202.c:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_71_fu_170_p2 SOURCE dilithium2/fips202.c:416 VARIABLE i_71 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_193_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_15_fu_214_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_15 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_16_fu_239_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_16 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_17_fu_258_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_17 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_18_fu_277_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_18 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_19_fu_296_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_19 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_20_fu_315_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_20 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_21_fu_334_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_21 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln391_fu_119_p2 SOURCE dilithium2/fips202.c:391 VARIABLE add_ln391 LOOP VITIS_LOOP_391_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_129_p2 SOURCE dilithium2/fips202.c:386 VARIABLE add_ln386 LOOP VITIS_LOOP_391_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_68_fu_147_p2 SOURCE dilithium2/fips202.c:392 VARIABLE i_68 LOOP VITIS_LOOP_391_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_83_p2 SOURCE dilithium2/fips202.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln400_fu_221_p2 SOURCE dilithium2/fips202.c:400 VARIABLE add_ln400 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_23_fu_258_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_23 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_24_fu_298_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_24 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_25_fu_308_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_25 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_26_fu_318_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_26 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_27_fu_328_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_27 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_28_fu_338_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_28 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_29_fu_348_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_29 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_269_p2 SOURCE dilithium2/fips202.c:401 VARIABLE add_ln401 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_834_p2 SOURCE dilithium2/fips202.c:131 VARIABLE add_ln131 LOOP VITIS_LOOP_131_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln409_fu_184_p2 SOURCE dilithium2/fips202.c:409 VARIABLE add_ln409 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_207_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_22_fu_217_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_22 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_23_fu_228_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_23 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_24_fu_244_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_24 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_25_fu_254_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_25 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_26_fu_264_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_26 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_27_fu_274_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_27 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_28_fu_284_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_28 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_29_fu_294_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_29 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_65_fu_209_p2 SOURCE dilithium2/fips202.c:416 VARIABLE i_65 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_231_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_15_fu_241_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_15 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_16_fu_281_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_16 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_17_fu_291_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_17 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_18_fu_301_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_18 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_19_fu_311_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_19 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_20_fu_321_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_20 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_21_fu_331_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_21 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_252_p2 SOURCE dilithium2/fips202.c:417 VARIABLE add_ln417 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_fu_62_p2 SOURCE dilithium2/fips202.c:423 VARIABLE add_ln423 LOOP VITIS_LOOP_423_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_63_fu_113_p2 SOURCE dilithium2/fips202.c:425 VARIABLE i_63 LOOP VITIS_LOOP_425_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_83_p2 SOURCE dilithium2/fips202.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE dilithium2/fips202.c:387 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_376_p2 SOURCE {} VARIABLE empty_113 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_fu_403_p2 SOURCE dilithium2/fips202.c:391 VARIABLE sub_ln391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_471_p2 SOURCE dilithium2/fips202.c:382 VARIABLE add_ln382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_1_fu_476_p2 SOURCE dilithium2/fips202.c:382 VARIABLE add_ln382_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln399_fu_545_p2 SOURCE dilithium2/fips202.c:399 VARIABLE sub_ln399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln403_fu_585_p2 SOURCE dilithium2/fips202.c:403 VARIABLE sub_ln403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_591_p2 SOURCE dilithium2/fips202.c:406 VARIABLE add_ln406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_617_p2 SOURCE dilithium2/fips202.c:384 VARIABLE add_ln384 LOOP VITIS_LOOP_408_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_630_p2 SOURCE dilithium2/fips202.c:411 VARIABLE add_ln411 LOOP VITIS_LOOP_408_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_fu_636_p2 SOURCE dilithium2/fips202.c:408 VARIABLE add_ln408 LOOP VITIS_LOOP_408_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_667_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln384_fu_705_p2 SOURCE dilithium2/fips202.c:384 VARIABLE sub_ln384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_2_fu_710_p2 SOURCE dilithium2/fips202.c:382 VARIABLE add_ln382_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln428_fu_742_p2 SOURCE dilithium2/fips202.c:428 VARIABLE add_ln428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_182_p2 SOURCE dilithium2/fips202.c:540 VARIABLE add_ln540 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_fu_214_p2 SOURCE dilithium2/fips202.c:541 VARIABLE add_ln541 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln542_fu_246_p2 SOURCE dilithium2/fips202.c:542 VARIABLE add_ln542 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln543_fu_326_p2 SOURCE dilithium2/fips202.c:543 VARIABLE add_ln543 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln544_fu_346_p2 SOURCE dilithium2/fips202.c:544 VARIABLE add_ln544 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln545_fu_366_p2 SOURCE dilithium2/fips202.c:545 VARIABLE add_ln545 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln546_fu_386_p2 SOURCE dilithium2/fips202.c:546 VARIABLE add_ln546 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln547_fu_406_p2 SOURCE dilithium2/fips202.c:547 VARIABLE add_ln547 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_fu_426_p2 SOURCE dilithium2/fips202.c:548 VARIABLE add_ln548 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_60_p2 SOURCE dilithium2/fips202.c:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_160_p2 SOURCE dilithium2/fips202.c:416 VARIABLE i_9 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_183_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_204_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_229_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_2 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_249_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_3 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_4_fu_269_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_4 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_289_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_5 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_309_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_6 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_329_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_7 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_834_p2 SOURCE dilithium2/fips202.c:131 VARIABLE add_ln131 LOOP VITIS_LOOP_131_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_182_p2 SOURCE dilithium2/fips202.c:540 VARIABLE add_ln540 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_fu_214_p2 SOURCE dilithium2/fips202.c:541 VARIABLE add_ln541 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln542_fu_246_p2 SOURCE dilithium2/fips202.c:542 VARIABLE add_ln542 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln543_fu_326_p2 SOURCE dilithium2/fips202.c:543 VARIABLE add_ln543 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln544_fu_346_p2 SOURCE dilithium2/fips202.c:544 VARIABLE add_ln544 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln545_fu_366_p2 SOURCE dilithium2/fips202.c:545 VARIABLE add_ln545 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln546_fu_386_p2 SOURCE dilithium2/fips202.c:546 VARIABLE add_ln546 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln547_fu_406_p2 SOURCE dilithium2/fips202.c:547 VARIABLE add_ln547 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_fu_426_p2 SOURCE dilithium2/fips202.c:548 VARIABLE add_ln548 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_39_fu_156_p2 SOURCE dilithium2/fips202.c:416 VARIABLE i_39 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_391_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln391_fu_103_p2 SOURCE dilithium2/fips202.c:391 VARIABLE add_ln391 LOOP VITIS_LOOP_391_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_60_fu_123_p2 SOURCE dilithium2/fips202.c:392 VARIABLE i_60 LOOP VITIS_LOOP_391_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_30_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_83_p2 SOURCE dilithium2/fips202.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_400_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_113_p2 SOURCE dilithium2/fips202.c:401 VARIABLE add_ln401 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_409_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln409_fu_93_p2 SOURCE dilithium2/fips202.c:409 VARIABLE add_ln409 LOOP VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_416_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_58_fu_124_p2 SOURCE dilithium2/fips202.c:416 VARIABLE i_58 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_130_p2 SOURCE dilithium2/fips202.c:417 VARIABLE add_ln417 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_423_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_fu_62_p2 SOURCE dilithium2/fips202.c:423 VARIABLE add_ln423 LOOP VITIS_LOOP_423_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_425_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_56_fu_95_p2 SOURCE dilithium2/fips202.c:425 VARIABLE i_56 LOOP VITIS_LOOP_425_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_Pipeline_VITIS_LOOP_30_125 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_83_p2 SOURCE dilithium2/fips202.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE dilithium2/fips202.c:387 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_380_p2 SOURCE {} VARIABLE empty_118 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_fu_399_p2 SOURCE dilithium2/fips202.c:391 VARIABLE sub_ln391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_495_p2 SOURCE dilithium2/fips202.c:384 VARIABLE add_ln384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_453_p2 SOURCE dilithium2/fips202.c:382 VARIABLE add_ln382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_458_p2 SOURCE dilithium2/fips202.c:386 VARIABLE add_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_fu_468_p2 SOURCE dilithium2/fips202.c:396 VARIABLE sub_ln396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln399_fu_529_p2 SOURCE dilithium2/fips202.c:399 VARIABLE sub_ln399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln403_fu_573_p2 SOURCE dilithium2/fips202.c:403 VARIABLE sub_ln403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_630_p2 SOURCE dilithium2/fips202.c:411 VARIABLE add_ln411 LOOP VITIS_LOOP_408_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln408_fu_635_p2 SOURCE dilithium2/fips202.c:408 VARIABLE sub_ln408 LOOP VITIS_LOOP_408_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln384_fu_692_p2 SOURCE dilithium2/fips202.c:384 VARIABLE sub_ln384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_3_fu_698_p2 SOURCE dilithium2/fips202.c:382 VARIABLE add_ln382_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln428_fu_736_p2 SOURCE dilithium2/fips202.c:428 VARIABLE add_ln428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_192_p2 SOURCE dilithium2/fips202.c:476 VARIABLE add_ln476 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_215_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_8_fu_138_p2 SOURCE dilithium2/poly.c:337 VARIABLE pos_8 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_6_fu_160_p2 SOURCE dilithium2/poly.c:338 VARIABLE pos_6 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_7_fu_176_p2 SOURCE dilithium2/poly.c:339 VARIABLE pos_7 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_4_fu_205_p2 SOURCE dilithium2/poly.c:344 VARIABLE ctr_4 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_2_fu_217_p2 SOURCE dilithium2/poly.c:344 VARIABLE add_ln344_2 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_114_p2 SOURCE dilithium2/poly.c:379 VARIABLE add_ln379 LOOP VITIS_LOOP_379_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln380_fu_132_p2 SOURCE dilithium2/poly.c:380 VARIABLE add_ln380 LOOP VITIS_LOOP_379_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_192_p2 SOURCE dilithium2/fips202.c:476 VARIABLE add_ln476 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_241_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_312_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_322_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_3_fu_342_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48_3 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_4_fu_352_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_5_fu_362_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48_5 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_4_fu_169_p2 SOURCE dilithium2/poly.c:337 VARIABLE pos_4 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_2_fu_196_p2 SOURCE dilithium2/poly.c:338 VARIABLE pos_2 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_3_fu_212_p2 SOURCE dilithium2/poly.c:339 VARIABLE pos_3 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_2_fu_241_p2 SOURCE dilithium2/poly.c:344 VARIABLE ctr_2 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_253_p2 SOURCE dilithium2/poly.c:344 VARIABLE add_ln344 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_2_fu_262_p2 SOURCE dilithium2/poly.c:344 VARIABLE add_ln344_2 LOOP VITIS_LOOP_337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE dilithium2/poly.c:369 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_s_U SOURCE dilithium2/poly.c:370 VARIABLE state_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_306_p2 SOURCE dilithium2/fips202.c:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_385_p2 SOURCE dilithium2/fips202.c:479 VARIABLE add_ln479 LOOP VITIS_LOOP_474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_405_p2 SOURCE dilithium2/fips202.c:474 VARIABLE add_ln474 LOOP VITIS_LOOP_474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_fu_461_p2 SOURCE dilithium2/poly.c:368 VARIABLE sub LOOP VITIS_LOOP_377_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln384_fu_483_p2 SOURCE dilithium2/poly.c:384 VARIABLE sub_ln384 LOOP VITIS_LOOP_377_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_5_fu_497_p2 SOURCE dilithium2/poly.c:384 VARIABLE ctr_5 LOOP VITIS_LOOP_377_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 9 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_137_p2 SOURCE dilithium2/ntt.c:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U141 SOURCE dilithium2/ntt.c:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U142 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U143 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_213_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_233_p2 SOURCE dilithium2/ntt.c:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_240_p2 SOURCE dilithium2/ntt.c:60 VARIABLE add_ln60 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_165_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_137_p2 SOURCE dilithium2/ntt.c:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U153 SOURCE dilithium2/ntt.c:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U154 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U155 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_213_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_233_p2 SOURCE dilithium2/ntt.c:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_240_p2 SOURCE dilithium2/ntt.c:60 VARIABLE add_ln60 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_165_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_137_p2 SOURCE dilithium2/ntt.c:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U162 SOURCE dilithium2/ntt.c:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U163 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U164 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_213_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_233_p2 SOURCE dilithium2/ntt.c:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_240_p2 SOURCE dilithium2/ntt.c:60 VARIABLE add_ln60 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_165_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_158_p2 SOURCE dilithium2/fips202.c:416 VARIABLE i_33 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_181_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_8_fu_202_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_8 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_9_fu_227_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_9 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_10_fu_247_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_10 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_11_fu_267_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_11 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_12_fu_287_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_12 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_13_fu_307_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_13 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_14_fu_327_p2 SOURCE dilithium2/fips202.c:31 VARIABLE add_ln31_14 LOOP VITIS_LOOP_416_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_192_p2 SOURCE dilithium2/fips202.c:476 VARIABLE add_ln476 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_215_p2 SOURCE dilithium2/fips202.c:48 VARIABLE add_ln48 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln854_fu_266_p2 SOURCE dilithium2/poly.c:854 VARIABLE add_ln854 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln855_fu_292_p2 SOURCE dilithium2/poly.c:855 VARIABLE add_ln855 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_fu_303_p2 SOURCE dilithium2/poly.c:856 VARIABLE add_ln856 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln857_fu_319_p2 SOURCE dilithium2/poly.c:857 VARIABLE add_ln857 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln861_fu_329_p2 SOURCE dilithium2/poly.c:861 VARIABLE add_ln861 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln862_fu_370_p2 SOURCE dilithium2/poly.c:862 VARIABLE add_ln862 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln866_fu_380_p2 SOURCE dilithium2/poly.c:866 VARIABLE add_ln866 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln867_fu_490_p2 SOURCE dilithium2/poly.c:867 VARIABLE add_ln867 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln871_fu_500_p2 SOURCE dilithium2/poly.c:871 VARIABLE add_ln871 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln872_fu_602_p2 SOURCE dilithium2/poly.c:872 VARIABLE add_ln872 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln875_fu_390_p2 SOURCE dilithium2/poly.c:875 VARIABLE sub_ln875 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln876_fu_510_p2 SOURCE dilithium2/poly.c:876 VARIABLE sub_ln876 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln877_fu_612_p2 SOURCE dilithium2/poly.c:877 VARIABLE sub_ln877 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln878_fu_698_p2 SOURCE dilithium2/poly.c:878 VARIABLE sub_ln878 LOOP VITIS_LOOP_854_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_uniform_gamma1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE dilithium2/poly.c:493 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_s_U SOURCE dilithium2/poly.c:494 VARIABLE state_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_217_p2 SOURCE dilithium2/fips202.c:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_296_p2 SOURCE dilithium2/fips202.c:479 VARIABLE add_ln479 LOOP VITIS_LOOP_474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_311_p2 SOURCE dilithium2/fips202.c:474 VARIABLE add_ln474 LOOP VITIS_LOOP_474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 9 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_137_p2 SOURCE dilithium2/ntt.c:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U184 SOURCE dilithium2/ntt.c:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U185 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U186 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_213_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_233_p2 SOURCE dilithium2/ntt.c:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_240_p2 SOURCE dilithium2/ntt.c:60 VARIABLE add_ln60 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_165_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_123_p2 SOURCE dilithium2/poly.c:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_153_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23ns_55_1_1_U193 SOURCE dilithium2/poly.c:181 VARIABLE mul_ln181 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U194 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U195 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_210_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_119_p2 SOURCE dilithium2/poly.c:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_133_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_144_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23ns_55_1_1_U202 SOURCE dilithium2/poly.c:181 VARIABLE mul_ln181 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U203 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U204 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_206_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_88_p2 SOURCE dilithium2/poly.c:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_103_p2 SOURCE dilithium2/poly.c:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w1_vec_coeffs_d0 SOURCE dilithium2/poly.c:88 VARIABLE add_ln88 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_3_fu_107_p2 SOURCE dilithium2/polyvec.c:187 VARIABLE add_ln187_3 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_119_p2 SOURCE dilithium2/polyvec.c:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_163_p2 SOURCE dilithium2/poly.c:33 VARIABLE add_ln33 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_195_p2 SOURCE dilithium2/reduce.c:36 VARIABLE add_ln36 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U213 SOURCE dilithium2/reduce.c:37 VARIABLE mul_ln37 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U213 SOURCE dilithium2/reduce.c:37 VARIABLE t LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_174_p2 SOURCE dilithium2/poly.c:32 VARIABLE add_ln32 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_141_p2 SOURCE dilithium2/ntt.c:87 VARIABLE add_ln87 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_5_fu_180_p2 SOURCE dilithium2/ntt.c:88 VARIABLE add_ln88_5 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_187_p2 SOURCE dilithium2/ntt.c:89 VARIABLE sub_ln89 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U216 SOURCE dilithium2/ntt.c:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U217 SOURCE dilithium2/reduce.c:18 VARIABLE t_21 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U218 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_229_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_169_p2 SOURCE dilithium2/ntt.c:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_85_p2 SOURCE dilithium2/ntt.c:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_95_p2 SOURCE dilithium2/ntt.c:96 VARIABLE add_ln96 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_49_1_1_U225 SOURCE dilithium2/ntt.c:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U226 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U227 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_149_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_polyveck_invntt_tomont {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_167_p2 SOURCE dilithium2/polyvec.c:298 VARIABLE add_ln298 LOOP VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_217_p2 SOURCE dilithium2/ntt.c:85 VARIABLE k_16 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME zeta_fu_234_p2 SOURCE dilithium2/ntt.c:85 VARIABLE zeta LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_fu_245_p2 SOURCE dilithium2/ntt.c:84 VARIABLE add_i_i LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_261_p2 SOURCE dilithium2/ntt.c:86 VARIABLE add_ln86 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_fu_268_p2 SOURCE dilithium2/ntt.c:84 VARIABLE start LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_2_fu_103_p2 SOURCE dilithium2/polyvec.c:202 VARIABLE add_ln202_2 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_115_p2 SOURCE dilithium2/polyvec.c:202 VARIABLE add_ln202 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_159_p2 SOURCE dilithium2/poly.c:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w1_vec_coeffs_d0 SOURCE dilithium2/reduce.c:51 VARIABLE add_ln51 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_170_p2 SOURCE dilithium2/poly.c:50 VARIABLE add_ln50 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_1_fu_146_p2 SOURCE dilithium2/polyvec.c:371 VARIABLE add_ln371_1 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_158_p2 SOURCE dilithium2/polyvec.c:371 VARIABLE add_ln371 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_202_p2 SOURCE dilithium2/poly.c:226 VARIABLE add_ln226 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_234_p2 SOURCE dilithium2/rounding.c:42 VARIABLE add_ln42 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_25s_14ns_24ns_32_4_1_U234 SOURCE dilithium2/rounding.c:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_25s_14ns_24ns_32_4_1_U234 SOURCE dilithium2/rounding.c:47 VARIABLE add_ln47 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_267_p2 SOURCE dilithium2/rounding.c:48 VARIABLE sub_ln48 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_19s_32s_32_4_1_U235 SOURCE dilithium2/rounding.c:51 VARIABLE mul_ln51 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_19s_32s_32_4_1_U235 SOURCE dilithium2/rounding.c:51 VARIABLE add_ln51 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_fu_310_p2 SOURCE dilithium2/rounding.c:52 VARIABLE sub_ln52 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w0_vec_coeffs_d0 SOURCE dilithium2/rounding.c:52 VARIABLE sub_ln52_1 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_213_p2 SOURCE dilithium2/poly.c:225 VARIABLE add_ln225 LOOP VITIS_LOOP_371_1_VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln419_fu_337_p2 SOURCE dilithium2/polyvec.c:419 VARIABLE sub_ln419 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_1_fu_203_p2 SOURCE dilithium2/polyvec.c:418 VARIABLE add_ln418_1 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_fu_212_p2 SOURCE dilithium2/polyvec.c:418 VARIABLE add_ln418 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln419_1_fu_365_p2 SOURCE dilithium2/polyvec.c:419 VARIABLE sub_ln419_1 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln916_fu_388_p2 SOURCE dilithium2/poly.c:916 VARIABLE sub_ln916 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln916_fu_398_p2 SOURCE dilithium2/poly.c:916 VARIABLE add_ln916 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln918_fu_493_p2 SOURCE dilithium2/poly.c:918 VARIABLE add_ln918 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln920_fu_532_p2 SOURCE dilithium2/poly.c:920 VARIABLE add_ln920 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln915_fu_294_p2 SOURCE dilithium2/poly.c:915 VARIABLE add_ln915 LOOP VITIS_LOOP_418_1_VITIS_LOOP_915_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_60_p2 SOURCE dilithium2/fips202.c:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_squeeze_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_199_p2 SOURCE dilithium2/fips202.c:540 VARIABLE add_ln540 LOOP VITIS_LOOP_540_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_182_p2 SOURCE dilithium2/fips202.c:476 VARIABLE add_ln476 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_71_p2 SOURCE dilithium2/poly.c:523 VARIABLE add_ln523 LOOP VITIS_LOOP_523_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln527_fu_60_p2 SOURCE dilithium2/poly.c:527 VARIABLE add_ln527 LOOP VITIS_LOOP_527_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_182_p2 SOURCE dilithium2/fips202.c:476 VARIABLE add_ln476 LOOP VITIS_LOOP_476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_poly_challenge_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE dilithium2/poly.c:514 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_s_U SOURCE dilithium2/poly.c:515 VARIABLE state_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_268_p2 SOURCE dilithium2/fips202.c:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pos_fu_365_p2 SOURCE dilithium2/poly.c:536 VARIABLE pos LOOP VITIS_LOOP_530_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_fu_415_p2 SOURCE dilithium2/poly.c:540 VARIABLE sub_ln540 LOOP VITIS_LOOP_529_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln529_fu_385_p2 SOURCE dilithium2/poly.c:529 VARIABLE add_ln529 LOOP VITIS_LOOP_529_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 9 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_128_p2 SOURCE dilithium2/ntt.c:58 VARIABLE add_ln58 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U255 SOURCE dilithium2/ntt.c:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U256 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U257 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_187_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_207_p2 SOURCE dilithium2/ntt.c:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_214_p2 SOURCE dilithium2/ntt.c:60 VARIABLE add_ln60 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_139_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_133_p2 SOURCE dilithium2/polyvec.c:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_145_p2 SOURCE dilithium2/polyvec.c:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_194_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_1_U263 SOURCE dilithium2/poly.c:181 VARIABLE mul_ln181 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U264 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U265 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_264_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_205_p2 SOURCE dilithium2/poly.c:180 VARIABLE add_ln180 LOOP VITIS_LOOP_114_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_141_p2 SOURCE dilithium2/ntt.c:87 VARIABLE add_ln87 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_3_fu_180_p2 SOURCE dilithium2/ntt.c:88 VARIABLE add_ln88_3 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_187_p2 SOURCE dilithium2/ntt.c:89 VARIABLE sub_ln89 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_23s_54_1_1_U270 SOURCE dilithium2/ntt.c:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U271 SOURCE dilithium2/reduce.c:18 VARIABLE t_2 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U272 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_229_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_169_p2 SOURCE dilithium2/ntt.c:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_85_p2 SOURCE dilithium2/ntt.c:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_95_p2 SOURCE dilithium2/ntt.c:96 VARIABLE add_ln96 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_49_1_1_U279 SOURCE dilithium2/ntt.c:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U280 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U281 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_149_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_95_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_112_p2 SOURCE dilithium2/polyvec.c:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_85_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_124_p2 SOURCE dilithium2/polyvec.c:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_168_p2 SOURCE dilithium2/poly.c:88 VARIABLE add_ln88 LOOP VITIS_LOOP_85_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_vec_coeffs_d0 SOURCE dilithium2/poly.c:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_85_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_180_p2 SOURCE dilithium2/poly.c:87 VARIABLE add_ln87 LOOP VITIS_LOOP_85_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_107_p2 SOURCE dilithium2/polyvec.c:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_119_p2 SOURCE dilithium2/polyvec.c:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_163_p2 SOURCE dilithium2/poly.c:33 VARIABLE add_ln33 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_195_p2 SOURCE dilithium2/reduce.c:36 VARIABLE add_ln36 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U286 SOURCE dilithium2/reduce.c:37 VARIABLE mul_ln37 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U286 SOURCE dilithium2/reduce.c:37 VARIABLE t_9 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_174_p2 SOURCE dilithium2/poly.c:32 VARIABLE add_ln32 LOOP VITIS_LOOP_53_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_1_fu_119_p2 SOURCE dilithium2/polyvec.c:158 VARIABLE add_ln158_1 LOOP VITIS_LOOP_158_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_131_p2 SOURCE dilithium2/polyvec.c:158 VARIABLE add_ln158 LOOP VITIS_LOOP_158_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_175_p2 SOURCE dilithium2/poly.c:300 VARIABLE add_ln300 LOOP VITIS_LOOP_158_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_18_fu_214_p2 SOURCE dilithium2/poly.c:301 VARIABLE t_18 LOOP VITIS_LOOP_158_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_226_p2 SOURCE dilithium2/poly.c:298 VARIABLE add_ln298 LOOP VITIS_LOOP_158_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_1_fu_133_p2 SOURCE dilithium2/polyvec.c:305 VARIABLE add_ln305_1 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_fu_145_p2 SOURCE dilithium2/polyvec.c:305 VARIABLE add_ln305 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_194_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_1_U289 SOURCE dilithium2/poly.c:181 VARIABLE mul_ln181 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U290 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U291 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_264_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_205_p2 SOURCE dilithium2/poly.c:180 VARIABLE add_ln180 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_1_fu_112_p2 SOURCE dilithium2/polyvec.c:252 VARIABLE add_ln252_1 LOOP VITIS_LOOP_252_1_VITIS_LOOP_108_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_124_p2 SOURCE dilithium2/polyvec.c:252 VARIABLE add_ln252 LOOP VITIS_LOOP_252_1_VITIS_LOOP_108_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_168_p2 SOURCE dilithium2/poly.c:109 VARIABLE add_ln109 LOOP VITIS_LOOP_252_1_VITIS_LOOP_108_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w0_vec_coeffs_d0 SOURCE dilithium2/poly.c:109 VARIABLE sub_ln109 LOOP VITIS_LOOP_252_1_VITIS_LOOP_108_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_180_p2 SOURCE dilithium2/poly.c:108 VARIABLE add_ln108 LOOP VITIS_LOOP_252_1_VITIS_LOOP_108_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_107_p2 SOURCE dilithium2/polyvec.c:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_119_p2 SOURCE dilithium2/polyvec.c:187 VARIABLE add_ln187_1 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_163_p2 SOURCE dilithium2/poly.c:33 VARIABLE add_ln33 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_195_p2 SOURCE dilithium2/reduce.c:36 VARIABLE add_ln36 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U297 SOURCE dilithium2/reduce.c:37 VARIABLE mul_ln37 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U297 SOURCE dilithium2/reduce.c:37 VARIABLE t_14 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_174_p2 SOURCE dilithium2/poly.c:32 VARIABLE add_ln32 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_1_fu_119_p2 SOURCE dilithium2/polyvec.c:325 VARIABLE add_ln325_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_131_p2 SOURCE dilithium2/polyvec.c:325 VARIABLE add_ln325 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_175_p2 SOURCE dilithium2/poly.c:300 VARIABLE add_ln300 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_10_fu_214_p2 SOURCE dilithium2/poly.c:301 VARIABLE t_10 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_226_p2 SOURCE dilithium2/poly.c:298 VARIABLE add_ln298 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_fu_133_p2 SOURCE dilithium2/polyvec.c:305 VARIABLE add_ln305 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_1_fu_145_p2 SOURCE dilithium2/polyvec.c:305 VARIABLE add_ln305_1 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_194_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_1_U300 SOURCE dilithium2/poly.c:181 VARIABLE mul_ln181 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_32_1_1_U301 SOURCE dilithium2/reduce.c:18 VARIABLE t LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24s_55_1_1_U302 SOURCE dilithium2/reduce.c:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_264_p2 SOURCE dilithium2/reduce.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_205_p2 SOURCE dilithium2/poly.c:180 VARIABLE add_ln180 LOOP VITIS_LOOP_305_1_VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_107_p2 SOURCE dilithium2/polyvec.c:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_2_fu_119_p2 SOURCE dilithium2/polyvec.c:187 VARIABLE add_ln187_2 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_163_p2 SOURCE dilithium2/poly.c:33 VARIABLE add_ln33 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_195_p2 SOURCE dilithium2/reduce.c:36 VARIABLE add_ln36 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U306 SOURCE dilithium2/reduce.c:37 VARIABLE mul_ln37 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_24s_32ns_32_4_1_U306 SOURCE dilithium2/reduce.c:37 VARIABLE t_15 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_174_p2 SOURCE dilithium2/poly.c:32 VARIABLE add_ln32 LOOP VITIS_LOOP_187_1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_119_p2 SOURCE dilithium2/polyvec.c:325 VARIABLE add_ln325 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_1_fu_131_p2 SOURCE dilithium2/polyvec.c:325 VARIABLE add_ln325_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_175_p2 SOURCE dilithium2/poly.c:300 VARIABLE add_ln300 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_11_fu_214_p2 SOURCE dilithium2/poly.c:301 VARIABLE t_11 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_226_p2 SOURCE dilithium2/poly.c:298 VARIABLE add_ln298 LOOP VITIS_LOOP_325_1_VITIS_LOOP_298_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_1_fu_112_p2 SOURCE dilithium2/polyvec.c:234 VARIABLE add_ln234_1 LOOP VITIS_LOOP_234_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_124_p2 SOURCE dilithium2/polyvec.c:234 VARIABLE add_ln234 LOOP VITIS_LOOP_234_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_168_p2 SOURCE dilithium2/poly.c:88 VARIABLE add_ln88 LOOP VITIS_LOOP_234_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w0_vec_coeffs_d0 SOURCE dilithium2/poly.c:88 VARIABLE add_ln88_4 LOOP VITIS_LOOP_234_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_180_p2 SOURCE dilithium2/poly.c:87 VARIABLE add_ln87 LOOP VITIS_LOOP_234_1_VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_103_p2 SOURCE dilithium2/polyvec.c:202 VARIABLE add_ln202 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_115_p2 SOURCE dilithium2/polyvec.c:202 VARIABLE add_ln202_1 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE dilithium2/poly.c:51 VARIABLE add_ln51 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w0_vec_coeffs_d0 SOURCE dilithium2/reduce.c:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_170_p2 SOURCE dilithium2/poly.c:50 VARIABLE add_ln50 LOOP VITIS_LOOP_202_1_VITIS_LOOP_50_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_3_fu_257_p2 SOURCE dilithium2/polyvec.c:393 VARIABLE s_3 LOOP VITIS_LOOP_392_1_VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln392_1_fu_158_p2 SOURCE dilithium2/polyvec.c:392 VARIABLE add_ln392_1 LOOP VITIS_LOOP_392_1_VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln392_fu_170_p2 SOURCE dilithium2/polyvec.c:392 VARIABLE add_ln392 LOOP VITIS_LOOP_392_1_VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_214_p2 SOURCE dilithium2/poly.c:249 VARIABLE add_ln249 LOOP VITIS_LOOP_392_1_VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_5_fu_335_p2 SOURCE dilithium2/poly.c:250 VARIABLE s_5 LOOP VITIS_LOOP_392_1_VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_226_p2 SOURCE dilithium2/poly.c:248 VARIABLE add_ln248 LOOP VITIS_LOOP_392_1_VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_303_p2 SOURCE dilithium2/packing.c:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_312_p2 SOURCE dilithium2/packing.c:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_478_p2 SOURCE dilithium2/poly.c:805 VARIABLE t LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_23_fu_488_p2 SOURCE dilithium2/poly.c:806 VARIABLE t_23 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_24_fu_618_p2 SOURCE dilithium2/poly.c:807 VARIABLE t_24 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_25_fu_628_p2 SOURCE dilithium2/poly.c:808 VARIABLE t_25 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln810_1_fu_410_p2 SOURCE dilithium2/poly.c:810 VARIABLE add_ln810_1 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln810_fu_536_p2 SOURCE dilithium2/poly.c:810 VARIABLE add_ln810 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln811_fu_634_p2 SOURCE dilithium2/poly.c:811 VARIABLE add_ln811 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln812_fu_728_p2 SOURCE dilithium2/poly.c:812 VARIABLE add_ln812 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln814_fu_747_p2 SOURCE dilithium2/poly.c:814 VARIABLE add_ln814 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln815_fu_766_p2 SOURCE dilithium2/poly.c:815 VARIABLE add_ln815 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln817_fu_785_p2 SOURCE dilithium2/poly.c:817 VARIABLE add_ln817 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_fu_804_p2 SOURCE dilithium2/poly.c:818 VARIABLE add_ln818 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln820_fu_832_p2 SOURCE dilithium2/poly.c:820 VARIABLE add_ln820 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln821_fu_842_p2 SOURCE dilithium2/poly.c:821 VARIABLE add_ln821 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln804_fu_416_p2 SOURCE dilithium2/poly.c:804 VARIABLE add_ln804 LOOP VITIS_LOOP_167_2_VITIS_LOOP_804_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_70_p2 SOURCE dilithium2/packing.c:172 VARIABLE add_ln172 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_80_p2 SOURCE dilithium2/packing.c:173 VARIABLE add_ln173 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_140_p2 SOURCE dilithium2/packing.c:176 VARIABLE add_ln176_1 LOOP VITIS_LOOP_176_4_VITIS_LOOP_177_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_152_p2 SOURCE dilithium2/packing.c:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_4_VITIS_LOOP_177_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_196_p2 SOURCE dilithium2/packing.c:178 VARIABLE add_ln178 LOOP VITIS_LOOP_176_4_VITIS_LOOP_177_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_244_p2 SOURCE dilithium2/packing.c:179 VARIABLE k LOOP VITIS_LOOP_176_4_VITIS_LOOP_177_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_254_p2 SOURCE dilithium2/packing.c:179 VARIABLE add_ln179 LOOP VITIS_LOOP_176_4_VITIS_LOOP_177_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_16_fu_207_p2 SOURCE dilithium2/packing.c:177 VARIABLE j_16 LOOP VITIS_LOOP_176_4_VITIS_LOOP_177_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pqcrystals_dilithium2_ref_signature_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_coeffs_U SOURCE dilithium2/polyvec.c:134 VARIABLE t_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_s_0_U SOURCE dilithium2/fips202.c:745 VARIABLE state_s_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME seedbuf_U SOURCE dilithium2/sign.c:87 VARIABLE seedbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mat_U SOURCE {} VARIABLE mat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s1_vec_coeffs_U SOURCE dilithium2/sign.c:90 VARIABLE s1_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_vec_coeffs_U SOURCE dilithium2/sign.c:90 VARIABLE y_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME z_vec_coeffs_U SOURCE dilithium2/sign.c:90 VARIABLE z_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME t0_vec_coeffs_U SOURCE dilithium2/sign.c:91 VARIABLE t0_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s2_vec_coeffs_U SOURCE dilithium2/sign.c:91 VARIABLE s2_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME w1_vec_coeffs_U SOURCE dilithium2/sign.c:91 VARIABLE w1_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME w0_vec_coeffs_U SOURCE dilithium2/sign.c:91 VARIABLE w0_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME h_vec_coeffs_U SOURCE dilithium2/sign.c:91 VARIABLE h_vec_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cp_coeffs_U SOURCE dilithium2/sign.c:92 VARIABLE cp_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_s_U SOURCE dilithium2/sign.c:93 VARIABLE state_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_17649_p2 SOURCE dilithium2/polyvec.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_17686_p2 SOURCE dilithium2/polyvec.c:21 VARIABLE j_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_17715_p2 SOURCE dilithium2/polyvec.c:100 VARIABLE add_ln100_2 LOOP VITIS_LOOP_100_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_17727_p2 SOURCE dilithium2/polyvec.c:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_3_fu_17824_p2 SOURCE dilithium2/ntt.c:56 VARIABLE k_3 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i_fu_17865_p2 SOURCE dilithium2/ntt.c:55 VARIABLE add_i_i_i LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_17870_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_fu_17891_p2 SOURCE dilithium2/ntt.c:55 VARIABLE start LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_2_fu_17905_p2 SOURCE dilithium2/polyvec.c:282 VARIABLE add_ln282_2 LOOP VITIS_LOOP_282_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_fu_17917_p2 SOURCE dilithium2/polyvec.c:282 VARIABLE add_ln282 LOOP VITIS_LOOP_282_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_18014_p2 SOURCE dilithium2/ntt.c:56 VARIABLE k_4 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i70_fu_18055_p2 SOURCE dilithium2/ntt.c:55 VARIABLE add_i_i_i70 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_18060_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_3_fu_18081_p2 SOURCE dilithium2/ntt.c:55 VARIABLE start_3 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_3_fu_18095_p2 SOURCE dilithium2/polyvec.c:282 VARIABLE add_ln282_3 LOOP VITIS_LOOP_282_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_1_fu_18107_p2 SOURCE dilithium2/polyvec.c:282 VARIABLE add_ln282_1 LOOP VITIS_LOOP_282_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_5_fu_18189_p2 SOURCE dilithium2/ntt.c:56 VARIABLE k_5 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i121_fu_18230_p2 SOURCE dilithium2/ntt.c:55 VARIABLE add_i_i_i121 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_2_fu_18235_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_5_fu_18256_p2 SOURCE dilithium2/ntt.c:55 VARIABLE start_5 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nonce_3_fu_18264_p2 SOURCE dilithium2/sign.c:123 VARIABLE nonce_3 LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_27_fu_18281_p2 SOURCE dilithium2/polyvec.c:46 VARIABLE i_27 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_3_fu_23425_p2 SOURCE dilithium2/polyvec.c:100 VARIABLE add_ln100_3 LOOP VITIS_LOOP_100_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_23431_p2 SOURCE dilithium2/polyvec.c:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_100_1_VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_23503_p2 SOURCE dilithium2/ntt.c:56 VARIABLE k_8 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i182_fu_23531_p2 SOURCE dilithium2/ntt.c:55 VARIABLE add_i_i_i182 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_3_fu_23536_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57_3 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_7_fu_23553_p2 SOURCE dilithium2/ntt.c:55 VARIABLE start_7 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_23569_p2 SOURCE dilithium2/polyvec.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_23609_p2 SOURCE dilithium2/poly.c:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_137_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_23632_p2 SOURCE dilithium2/polyvec.c:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_11_fu_23702_p2 SOURCE dilithium2/ntt.c:56 VARIABLE k_11 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_fu_23731_p2 SOURCE dilithium2/ntt.c:55 VARIABLE add_i_i LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_4_fu_23736_p2 SOURCE dilithium2/ntt.c:57 VARIABLE add_ln57_4 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_9_fu_23753_p2 SOURCE dilithium2/ntt.c:55 VARIABLE start_9 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_23768_p2 SOURCE dilithium2/polyvec.c:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_23814_p2 SOURCE dilithium2/ntt.c:85 VARIABLE k_14 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME zeta_5_fu_23831_p2 SOURCE dilithium2/ntt.c:85 VARIABLE zeta_5 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i389_fu_23842_p2 SOURCE dilithium2/ntt.c:84 VARIABLE add_i_i_i389 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_23858_p2 SOURCE dilithium2/ntt.c:86 VARIABLE add_ln86 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME start_11_fu_23865_p2 SOURCE dilithium2/ntt.c:84 VARIABLE start_11 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME zetas_U SOURCE {} VARIABLE zetas LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 107 BRAM 70 URAM 0}} pqcrystals_dilithium2_ref {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_92_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub2_fu_99_p2 SOURCE {} VARIABLE sub2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME smlen SOURCE dilithium2/sign.c:208 VARIABLE add_ln208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 107 BRAM 70 URAM 0}} pqcrystals_dilithium2_ref_pack_sig_1 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.64 seconds; current allocated memory: 2.311 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pqcrystals_dilithium2_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for pqcrystals_dilithium2_ref.
Execute       syn_report -model pqcrystals_dilithium2_ref -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 32.11 MHz
Command     autosyn done; 200.83 sec.
Command   csynth_design done; 293.91 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 287.72 seconds. CPU system time: 4.71 seconds. Elapsed time: 293.91 seconds; current allocated memory: 1.574 GB.
Command ap_source done; 305.44 sec.
Execute cleanup_all 
Command cleanup_all done; 0.21 sec.
