{"Source Block": ["oh/elink/hdl/etx.v@57:67@HdlIdDef", "   \n   /*AUTOOUTPUT*/   \n   /*AUTOINPUT*/        \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_io_ack;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_lclk90;\t\t// From etx_clocks of etx_clocks.v\n   wire\t\t\ttx_lclk_io;\t\t// From etx_clocks of etx_clocks.v\n   // End of automatics\n\n\n"], "Clone Blocks": [["oh/elink/hdl/etx.v@58:68", "   /*AUTOOUTPUT*/   \n   /*AUTOINPUT*/        \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_io_ack;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_lclk90;\t\t// From etx_clocks of etx_clocks.v\n   wire\t\t\ttx_lclk_io;\t\t// From etx_clocks of etx_clocks.v\n   // End of automatics\n\n\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/elink/hdl/etx.v@59:69", "   /*AUTOINPUT*/        \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_io_ack;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_lclk90;\t\t// From etx_clocks of etx_clocks.v\n   wire\t\t\ttx_lclk_io;\t\t// From etx_clocks of etx_clocks.v\n   // End of automatics\n\n\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n"]], "Diff Content": {"Delete": [[62, "   wire\t\t\ttx_io_ack;\t\t// From etx_io of etx_io.v\n"]], "Add": []}}