Nidhi Arora , Kiran Chandramohan , Nagaraju Pothineni , Anshul Kumar, Instruction Selection in ASIP Synthesis Using Functional Matching, Proceedings of the 2010 23rd International Conference on VLSI Design, p.146-151, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.68]
K. Atasu , C. Ozturan , G. Dundar , O. Mencer , W. Luk, CHIPS: Custom Hardware Instruction Processor Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.528-541, March 2008[doi>10.1109/TCAD.2008.915536]
Kubilay Atasu , Wayne Luk , Oskar Mencer , Can Ozturan , Günhan Dundar, FISH: Fast Instruction SyntHesis for Custom Processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.52-65, January 2012[doi>10.1109/TVLSI.2010.2090543]
Partha Biswas , Nikil D. Dutt , Laura Pozzi , Paolo Ienne, Introduction of Architecturally Visible Storage in Instruction Set Extensions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.435-446, March 2007[doi>10.1109/TCAD.2006.890582]
Paolo Bonzini , Laura Pozzi, Polynomial-time subgraph enumeration for automated instruction set extension, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008[doi>10.1109/TVLSI.2008.2001863]
Nathan Clark , Amir Hormati , Scott Mahlke , Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176779]
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005[doi>10.1109/TC.2005.156]
C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th Design Automation Conference, p.175-181, January 1982
FreePDK. 2010. A Free OpenAccess 45nm PDK and Cell Library for university. http://www.eda.ncsu.edu.
Carlo Galuzzi , Koen Bertels, The Instruction-Set Extension Problem: A Survey, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.2, p.1-28, May 2011[doi>10.1145/1968502.1968509]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
Gurobi. 2015. Gurobi Optimization. http://www.gurobi.com/.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
M. Kamal, N. Kazemian-Amiri, A. Kamran, S. A. Hoseini, M. Dehyadegari, and H. Noori. 2010. Dual-purpose custom instruction identification algorithm based on particle swarm optimization. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP’10). 159--166.
M. Kamal, A. Afzali-Kusha, and M. Pedram. 2011. Timing variation-aware custom instruction extension technique. In Proceedings of the Design, Automation and Test in Europe (DATE’11). 1517--1520.
Kingshuk Karuri , Anupam Chattopadhyay , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Increasing data-bandwidth to instruction-set extensions through register clustering, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
From ASIC to ASIP: The Next Design Discontinuity, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.84, September 16-18, 2002
S. K. Lam, T. Srikanthan, and C. T. Clarke. 2009. Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures. IEEE Transactions on Industrial Electronics 56, 10 (2009), 3998--4005.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Tao Li , Wu Jigang , Siew-Kei Lam , Thambipillai Srikanthan , Xicheng Lu, Efficient Heuristic Algorithm for Rapid Custom-Instruction Selection, Proceedings of the 2009 Eigth IEEE/ACIS International Conference on Computer and Information Science, p.266-270, June 01-03, 2009[doi>10.1109/ICIS.2009.108]
Stan Liao , Srinivas Devadas, Solving covering problems using LPR-based lower bounds, Proceedings of the 34th annual Design Automation Conference, p.117-120, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266046]
Y. S. Lu, L. Shen, L. B. Huang, Z. Y. Wang, and N. Xiao. 2009. Optimal subgraph covering for customisable VLIW processors. IET Computer and Digital Techniques 3 (2009), 14--23.
Pan Yu , Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996764]
A. Peymandoust, L. Pozzi, P. Ienne, and G. De Micheli. 2003. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the Application-Specific Systems, Architectures, and Processors (ASAP’03). 108--118.
Nagaraju Pothineni , Anshul Kumar , Kolin Paul, Exhaustive Enumeration of Legal Custom Instructions for Extensible Processors, Proceedings of the 21st International Conference on VLSI Design, p.261-266, January 04-08, 2008[doi>10.1109/VLSI.2008.93]
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
R. Ramaswamy and T. Wolf. 2003. PacketBench: A tool for workload characterization of network processing. In Proceedings of the IEEE International Workshop on Workload Characterization. 42--50.
Joseph Reddington , Kubilay Atasu, Complexity of computing convex subgraphs in custom instruction synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.12, p.2337-2341, December 2012[doi>10.1109/TVLSI.2011.2173221]
Hanno Scharwaechter , David Kammler , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A retargetable framework for compiler/architecture co-development, Design Automation for Embedded Systems, v.15 n.3-4, p.311-342, December  2011[doi>10.1007/s10617-011-9080-8]
Douglas C. Schmidt , Larry E. Druffel, A Fast Backtracking Algorithm to Test Directed Graphs for Isomorphism Using Distance Matrices, Journal of the ACM (JACM), v.23 n.3, p.433-445, July 1976[doi>10.1145/321958.321963]
SNU. 2015. SNU Real Time Benchmarks. http://www.cprover.org/goto-cc/examples/snu.html.
Ajay K. Verma , Philip Brisk , Paolo Ienne, Rethinking custom ISE identification: a new processor-agnostic method, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289905]
Ajay K. Verma , Philip Brisk , Paolo Ienne, Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.341-354, March 2010[doi>10.1109/TCAD.2010.2041849]
Chenglong Xiao , Emmanuel Casseau, An efficient algorithm for custom instruction enumeration, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973047]
