-- generated by newgenasym Tue Jun 25 12:44:34 2019

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity con_rj45 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\10\:      INOUT  STD_LOGIC;    
	\11\:      INOUT  STD_LOGIC;    
	\12\:      INOUT  STD_LOGIC;    
	\13\:      INOUT  STD_LOGIC;    
	\14\:      INOUT  STD_LOGIC;    
	\15\:      INOUT  STD_LOGIC;    
	\16\:      INOUT  STD_LOGIC;    
	\17\:      INOUT  STD_LOGIC;    
	\18\:      INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	\7\:       INOUT  STD_LOGIC;    
	\8\:       INOUT  STD_LOGIC;    
	\9\:       INOUT  STD_LOGIC;    
	CH_GND:    INOUT  STD_LOGIC;    
	CH_GND0:   INOUT  STD_LOGIC;    
	CH_GND1:   INOUT  STD_LOGIC;    
	COM:       INOUT  STD_LOGIC;    
	CT0:       INOUT  STD_LOGIC;    
	CT1:       INOUT  STD_LOGIC;    
	CT2:       INOUT  STD_LOGIC;    
	CT3:       INOUT  STD_LOGIC;    
	CT4:       INOUT  STD_LOGIC;    
	D1_LED:    INOUT  STD_LOGIC;    
	D1_LED0:   INOUT  STD_LOGIC;    
	D1_LED1:   INOUT  STD_LOGIC;    
	D2_LED:    INOUT  STD_LOGIC;    
	D2_LED0:   INOUT  STD_LOGIC;    
	D2_LED1:   INOUT  STD_LOGIC;    
	D3_LED:    INOUT  STD_LOGIC;    
	D3_LED0:   INOUT  STD_LOGIC;    
	D3_LED1:   INOUT  STD_LOGIC;    
	D4_LED:    INOUT  STD_LOGIC;    
	D4_LED0:   INOUT  STD_LOGIC;    
	D4_LED1:   INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GPIN1:     INOUT  STD_LOGIC;    
	GPIN2:     INOUT  STD_LOGIC;    
	GREEN:     INOUT  STD_LOGIC;    
	GREEN1:    INOUT  STD_LOGIC;    
	\green1*\: INOUT  STD_LOGIC;    
	\green2*\: INOUT  STD_LOGIC;    
	GREEN2_N:  INOUT  STD_LOGIC;    
	GREEN_N:   INOUT  STD_LOGIC;    
	GRN_A:     INOUT  STD_LOGIC;    
	GRN_A_YLW_C: INOUT  STD_LOGIC;    
	GRN_C:     INOUT  STD_LOGIC;    
	GRN_C_YLW_A: INOUT  STD_LOGIC;    
	GRNA:      INOUT  STD_LOGIC;    
	GRNC:      INOUT  STD_LOGIC;    
	IECT:      INOUT  STD_LOGIC;    
	\ietn*\:   INOUT  STD_LOGIC;    
	IETP:      INOUT  STD_LOGIC;    
	LED2_A:    INOUT  STD_LOGIC;    
	LED2_C:    INOUT  STD_LOGIC;    
	LED_DUAL_A: INOUT  STD_LOGIC;    
	LED_DUAL_C1: INOUT  STD_LOGIC;    
	LED_DUAL_C2: INOUT  STD_LOGIC;    
	\md0n*\:   INOUT  STD_LOGIC;    
	MD0P:      INOUT  STD_LOGIC;    
	\md1n*\:   INOUT  STD_LOGIC;    
	MD1P:      INOUT  STD_LOGIC;    
	\md2n*\:   INOUT  STD_LOGIC;    
	MD2P:      INOUT  STD_LOGIC;    
	\md3n*\:   INOUT  STD_LOGIC;    
	MD3P:      INOUT  STD_LOGIC;    
	MDCT0:     INOUT  STD_LOGIC;    
	MDCT1:     INOUT  STD_LOGIC;    
	MDCT2:     INOUT  STD_LOGIC;    
	MDCT3:     INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\orange*\: INOUT  STD_LOGIC;    
	\orange1*\: INOUT  STD_LOGIC;    
	\orange2*\: INOUT  STD_LOGIC;    
	P1:        INOUT  STD_LOGIC;    
	P10:       INOUT  STD_LOGIC;    
	P11:       INOUT  STD_LOGIC;    
	P12:       INOUT  STD_LOGIC;    
	P13:       INOUT  STD_LOGIC;    
	P14:       INOUT  STD_LOGIC;    
	P15:       INOUT  STD_LOGIC;    
	P16:       INOUT  STD_LOGIC;    
	P17:       INOUT  STD_LOGIC;    
	P18:       INOUT  STD_LOGIC;    
	P2:        INOUT  STD_LOGIC;    
	P3:        INOUT  STD_LOGIC;    
	P4:        INOUT  STD_LOGIC;    
	P5:        INOUT  STD_LOGIC;    
	P6:        INOUT  STD_LOGIC;    
	P7:        INOUT  STD_LOGIC;    
	P8:        INOUT  STD_LOGIC;    
	P9:        INOUT  STD_LOGIC;    
	RDN:       INOUT  STD_LOGIC;    
	RDP:       INOUT  STD_LOGIC;    
	SHIELD1:   INOUT  STD_LOGIC;    
	SHIELD2:   INOUT  STD_LOGIC;    
	SHIELD3:   INOUT  STD_LOGIC;    
	SHIELD4:   INOUT  STD_LOGIC;    
	SHIELD_GND1: INOUT  STD_LOGIC;    
	SHIELD_GND2: INOUT  STD_LOGIC;    
	TDN:       INOUT  STD_LOGIC;    
	TDP:       INOUT  STD_LOGIC;    
	TR0N:      INOUT  STD_LOGIC;    
	TR0P:      INOUT  STD_LOGIC;    
	TR1N:      INOUT  STD_LOGIC;    
	\tr1n*\:   INOUT  STD_LOGIC;    
	TR1N_N:    INOUT  STD_LOGIC;    
	TR1P:      INOUT  STD_LOGIC;    
	TR2N:      INOUT  STD_LOGIC;    
	\tr2n*\:   INOUT  STD_LOGIC;    
	TR2N_N:    INOUT  STD_LOGIC;    
	TR2P:      INOUT  STD_LOGIC;    
	TR3N:      INOUT  STD_LOGIC;    
	\tr3n*\:   INOUT  STD_LOGIC;    
	TR3N_N:    INOUT  STD_LOGIC;    
	TR3P:      INOUT  STD_LOGIC;    
	\tr4n*\:   INOUT  STD_LOGIC;    
	TR4N_N:    INOUT  STD_LOGIC;    
	TR4P:      INOUT  STD_LOGIC;    
	TX0N:      INOUT  STD_LOGIC;    
	TX0N0:     INOUT  STD_LOGIC;    
	TX0N1:     INOUT  STD_LOGIC;    
	TX0P:      INOUT  STD_LOGIC;    
	TX0P0:     INOUT  STD_LOGIC;    
	TX0P1:     INOUT  STD_LOGIC;    
	TX1N:      INOUT  STD_LOGIC;    
	TX1N0:     INOUT  STD_LOGIC;    
	TX1N1:     INOUT  STD_LOGIC;    
	TX1P:      INOUT  STD_LOGIC;    
	TX1P0:     INOUT  STD_LOGIC;    
	TX1P1:     INOUT  STD_LOGIC;    
	TX2N:      INOUT  STD_LOGIC;    
	TX2N0:     INOUT  STD_LOGIC;    
	TX2N1:     INOUT  STD_LOGIC;    
	TX2P:      INOUT  STD_LOGIC;    
	TX2P0:     INOUT  STD_LOGIC;    
	TX2P1:     INOUT  STD_LOGIC;    
	TX3N:      INOUT  STD_LOGIC;    
	TX3N0:     INOUT  STD_LOGIC;    
	TX3N1:     INOUT  STD_LOGIC;    
	TX3P:      INOUT  STD_LOGIC;    
	TX3P0:     INOUT  STD_LOGIC;    
	TX3P1:     INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	VCC0:      INOUT  STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	YELA:      INOUT  STD_LOGIC;    
	YELC:      INOUT  STD_LOGIC;    
	YELLOW_N:  INOUT  STD_LOGIC);
end con_rj45;
