module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  id_3 id_4 (
      .id_2(id_1),
      .id_2(id_2),
      .id_5(id_2)
  );
  id_6 id_7 (
      .id_4(id_1),
      .id_2(id_5)
  );
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  always @(id_14 or posedge id_8) begin
    id_10[1] <= id_10;
  end
  id_15 id_16 (
      .id_17(1),
      .id_18(id_19),
      .id_17(id_20),
      .id_20(id_18)
  );
  assign id_18[id_17] = id_16;
  logic id_21;
  id_22 id_23 (
      .id_20(id_21),
      .id_20(id_20),
      .id_21(id_18),
      .id_17(id_16),
      .id_19(id_16),
      .id_20(id_20)
  );
  id_24 id_25 (
      .id_21(id_18),
      .id_17(1),
      .id_20(id_19),
      .id_19(id_23)
  );
  assign id_17[id_21] = id_19;
endmodule
