$date
	Wed Nov 20 21:59:34 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! F2 $end
$var wire 1 " F1 $end
$var reg 3 # D [2:0] $end
$var reg 8 $ v [7:0] $end
$scope module M1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( E1 $end
$var wire 1 ) E2 $end
$var wire 1 * E3 $end
$var wire 1 " F1 $end
$var wire 1 ! F2 $end
$var wire 1 + F2_B $end
$var wire 1 , T1 $end
$var wire 1 - T2 $end
$var wire 1 . T3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
1+
0*
0)
0(
0'
0&
0%
b1010 $
b0 #
0"
0!
$end
#10
1"
1.
1,
1'
b1 #
#20
0'
1&
b10 #
#30
0"
0.
0+
1!
1*
1'
b11 #
#40
1"
1.
1+
0!
0*
0'
0&
1%
b100 #
#50
0"
0.
0+
1!
1)
1'
b101 #
#60
1"
0)
1-
1(
0'
1&
b110 #
#70
1)
1*
1'
b111 #
