module atax_atax_node1 (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,v114_0_address0,v114_0_ce0,v114_0_q0,v114_0_address1,v114_0_ce1,v114_0_q1,v114_1_address0,v114_1_ce0,v114_1_q0,v114_1_address1,v114_1_ce1,v114_1_q1,v115_address0,v115_ce0,v115_q0,v57_0_address0,v57_0_ce0,v57_0_q0,v57_0_address1,v57_0_ce1,v57_0_q1,v57_1_address0,v57_1_ce0,v57_1_q0,v57_1_address1,v57_1_ce1,v57_1_q1,v57_2_address0,v57_2_ce0,v57_2_q0,v57_2_address1,v57_2_ce1,v57_2_q1,v57_3_address0,v57_3_ce0,v57_3_q0,v57_3_address1,v57_3_ce1,v57_3_q1,v58_address0,v58_ce0,v58_we0,v58_d0,v58_q0,v58_address1,v58_ce1,v58_we1,v58_d1,v58_q1,grp_fu_480_p_din0,grp_fu_480_p_din1,grp_fu_480_p_opcode,grp_fu_480_p_dout0,grp_fu_480_p_ce,grp_fu_484_p_din0,grp_fu_484_p_din1,grp_fu_484_p_dout0,grp_fu_484_p_ce); 
parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] v114_0_address0;
output   v114_0_ce0;
input  [31:0] v114_0_q0;
output  [10:0] v114_0_address1;
output   v114_0_ce1;
input  [31:0] v114_0_q1;
output  [10:0] v114_1_address0;
output   v114_1_ce0;
input  [31:0] v114_1_q0;
output  [10:0] v114_1_address1;
output   v114_1_ce1;
input  [31:0] v114_1_q1;
output  [5:0] v115_address0;
output   v115_ce0;
input  [31:0] v115_q0;
output  [3:0] v57_0_address0;
output   v57_0_ce0;
input  [31:0] v57_0_q0;
output  [3:0] v57_0_address1;
output   v57_0_ce1;
input  [31:0] v57_0_q1;
output  [3:0] v57_1_address0;
output   v57_1_ce0;
input  [31:0] v57_1_q0;
output  [3:0] v57_1_address1;
output   v57_1_ce1;
input  [31:0] v57_1_q1;
output  [3:0] v57_2_address0;
output   v57_2_ce0;
input  [31:0] v57_2_q0;
output  [3:0] v57_2_address1;
output   v57_2_ce1;
input  [31:0] v57_2_q1;
output  [3:0] v57_3_address0;
output   v57_3_ce0;
input  [31:0] v57_3_q0;
output  [3:0] v57_3_address1;
output   v57_3_ce1;
input  [31:0] v57_3_q1;
output  [5:0] v58_address0;
output   v58_ce0;
output   v58_we0;
output  [31:0] v58_d0;
input  [31:0] v58_q0;
output  [5:0] v58_address1;
output   v58_ce1;
output   v58_we1;
output  [31:0] v58_d1;
input  [31:0] v58_q1;
output  [31:0] grp_fu_480_p_din0;
output  [31:0] grp_fu_480_p_din1;
output  [1:0] grp_fu_480_p_opcode;
input  [31:0] grp_fu_480_p_dout0;
output   grp_fu_480_p_ce;
output  [31:0] grp_fu_484_p_din0;
output  [31:0] grp_fu_484_p_din1;
input  [31:0] grp_fu_484_p_dout0;
output   grp_fu_484_p_ce;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln97_reg_1000;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_458_p3;
reg   [31:0] reg_472;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [31:0] grp_fu_465_p3;
reg   [31:0] reg_476;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_480;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_485;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln97_fu_508_p2;
wire   [0:0] tmp_3_fu_523_p3;
reg   [0:0] tmp_3_reg_1004;
wire   [6:0] select_ln97_fu_531_p3;
reg   [6:0] select_ln97_reg_1009;
wire   [5:0] trunc_ln97_fu_539_p1;
reg   [5:0] trunc_ln97_reg_1014;
wire   [3:0] lshr_ln1_fu_548_p4;
reg   [3:0] lshr_ln1_reg_1019;
wire   [63:0] zext_ln98_1_fu_558_p1;
reg   [63:0] zext_ln98_1_reg_1027;
reg   [5:0] v58_addr_reg_1037;
reg   [5:0] v58_addr_reg_1037_pp0_iter1_reg;
wire   [4:0] tmp_1_fu_565_p4;
reg   [4:0] tmp_1_reg_1042;
reg   [5:0] v58_addr_1_reg_1052;
reg   [5:0] v58_addr_1_reg_1052_pp0_iter1_reg;
wire   [0:0] trunc_ln114_fu_588_p1;
reg   [0:0] trunc_ln114_reg_1058;
reg   [0:0] trunc_ln114_reg_1058_pp0_iter1_reg;
reg   [2:0] tmp_8_reg_1071;
reg   [2:0] tmp_8_reg_1071_pp0_iter1_reg;
wire   [1:0] trunc_ln128_fu_602_p1;
reg   [1:0] trunc_ln128_reg_1084;
reg   [0:0] tmp_4_reg_1090;
reg   [0:0] tmp_4_reg_1090_pp0_iter1_reg;
wire   [0:0] trunc_ln97_1_fu_640_p1;
reg   [0:0] trunc_ln97_1_reg_1096;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [4:0] lshr_ln_fu_644_p4;
reg   [4:0] lshr_ln_reg_1102;
wire   [0:0] cmp7_fu_654_p2;
reg   [0:0] cmp7_reg_1112;
reg   [0:0] cmp7_reg_1112_pp0_iter1_reg;
wire   [31:0] v63_fu_673_p3;
reg   [31:0] v63_reg_1137;
reg   [5:0] v58_addr_2_reg_1152;
reg   [5:0] v58_addr_2_reg_1152_pp0_iter1_reg;
reg   [5:0] v58_addr_2_reg_1152_pp0_iter2_reg;
reg   [5:0] v58_addr_3_reg_1157;
reg   [5:0] v58_addr_3_reg_1157_pp0_iter1_reg;
reg   [5:0] v58_addr_3_reg_1157_pp0_iter2_reg;
reg   [31:0] v74_reg_1162;
wire   [31:0] v70_fu_721_p3;
reg   [31:0] v70_reg_1167;
reg   [31:0] v115_load_reg_1172;
reg   [5:0] v58_addr_4_reg_1197;
reg   [5:0] v58_addr_4_reg_1197_pp0_iter1_reg;
reg   [5:0] v58_addr_4_reg_1197_pp0_iter2_reg;
wire   [31:0] v76_fu_776_p3;
reg   [31:0] v76_reg_1202;
reg   [31:0] v81_reg_1207;
wire   [31:0] v65_fu_782_p1;
reg   [31:0] v65_reg_1212;
wire   [31:0] v64_fu_786_p1;
reg   [31:0] select_ln124_reg_1222;
reg   [31:0] v87_reg_1247;
wire   [31:0] v71_fu_823_p1;
reg   [31:0] select_ln131_reg_1257;
wire   [31:0] v77_fu_857_p1;
reg   [31:0] select_ln152_reg_1287;
reg   [31:0] v66_reg_1292;
wire   [31:0] v83_fu_862_p1;
reg   [31:0] v72_reg_1302;
wire   [31:0] v89_fu_866_p1;
reg   [31:0] v78_reg_1312;
wire   [31:0] v95_fu_895_p1;
reg   [31:0] v84_reg_1347;
wire   [31:0] v101_fu_900_p1;
reg   [31:0] v92_reg_1357;
reg   [31:0] v98_reg_1362;
reg   [31:0] v104_reg_1367;
wire   [31:0] v82_fu_905_p3;
reg   [31:0] v82_reg_1372;
wire   [31:0] v88_fu_911_p3;
reg   [31:0] v88_reg_1377;
reg   [31:0] v90_reg_1382;
reg   [5:0] v58_addr_5_reg_1387;
reg   [5:0] v58_addr_5_reg_1387_pp0_iter2_reg;
wire   [31:0] v107_fu_932_p1;
reg   [31:0] v96_reg_1397;
reg   [5:0] v58_addr_6_reg_1402;
reg   [5:0] v58_addr_6_reg_1402_pp0_iter2_reg;
reg   [5:0] v58_addr_7_reg_1408;
reg   [5:0] v58_addr_7_reg_1408_pp0_iter2_reg;
wire   [31:0] v94_fu_961_p3;
reg   [31:0] v94_reg_1413;
reg   [31:0] v102_reg_1418;
wire   [31:0] v100_fu_967_p3;
reg   [31:0] v100_reg_1423;
wire   [31:0] v106_fu_973_p3;
reg   [31:0] v106_reg_1428;
reg   [31:0] v108_reg_1433;
reg   [31:0] v91_reg_1438;
reg   [31:0] v97_reg_1443;
reg   [31:0] v103_reg_1448;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln98_fu_543_p1;
wire   [63:0] zext_ln107_fu_583_p1;
wire   [63:0] zext_ln97_fu_635_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln102_fu_667_p1;
wire   [63:0] zext_ln110_fu_690_p1;
wire   [63:0] zext_ln114_fu_704_p1;
wire   [63:0] zext_ln121_fu_716_p1;
wire   [63:0] zext_ln117_fu_743_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln124_fu_757_p1;
wire   [63:0] zext_ln128_fu_771_p1;
wire   [63:0] zext_ln131_fu_800_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln138_fu_817_p1;
wire   [63:0] zext_ln145_fu_837_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln152_fu_851_p1;
wire   [63:0] zext_ln128_1_fu_887_p1;
wire   [63:0] zext_ln135_fu_927_p1;
wire   [63:0] zext_ln142_fu_944_p1;
wire   [63:0] zext_ln149_fu_956_p1;
reg   [6:0] v60_fu_106;
wire   [6:0] add_ln98_fu_870_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_v60_load;
reg   [6:0] v59_fu_110;
wire   [6:0] select_ln97_1_fu_628_p3;
reg   [9:0] indvar_flatten_fu_114;
wire   [9:0] add_ln97_1_fu_514_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    v57_0_ce1_local;
reg    v57_0_ce0_local;
reg    v58_ce1_local;
reg   [5:0] v58_address1_local;
reg    v58_ce0_local;
reg   [5:0] v58_address0_local;
reg    v58_we1_local;
reg   [31:0] v58_d1_local;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg    v58_we0_local;
reg   [31:0] v58_d0_local;
wire    ap_block_pp0_stage5;
reg    v57_1_ce1_local;
reg    v57_1_ce0_local;
reg    v57_2_ce1_local;
reg    v57_2_ce0_local;
reg    v115_ce0_local;
reg    v114_0_ce1_local;
reg   [10:0] v114_0_address1_local;
reg    v114_0_ce0_local;
reg   [10:0] v114_0_address0_local;
reg    v114_1_ce1_local;
reg   [10:0] v114_1_address1_local;
reg    v114_1_ce0_local;
reg   [10:0] v114_1_address0_local;
reg    v57_3_ce1_local;
reg    v57_3_ce0_local;
reg   [31:0] grp_fu_450_p0;
reg   [31:0] grp_fu_450_p1;
reg   [31:0] grp_fu_454_p0;
reg   [31:0] grp_fu_454_p1;
wire   [5:0] or_ln_fu_575_p3;
wire   [6:0] add_ln97_fu_622_p2;
wire   [10:0] tmp_fu_660_p3;
wire   [10:0] tmp_2_fu_681_p4;
wire   [5:0] or_ln1_fu_696_p4;
wire   [5:0] or_ln2_fu_709_p3;
wire   [10:0] tmp_5_fu_734_p5;
wire   [10:0] tmp_7_fu_749_p4;
wire   [5:0] or_ln3_fu_763_p4;
wire   [10:0] tmp_s_fu_791_p5;
wire   [10:0] tmp_6_fu_806_p6;
wire   [10:0] tmp_9_fu_828_p5;
wire   [10:0] tmp_10_fu_843_p4;
wire   [3:0] or_ln128_1_fu_880_p3;
wire   [5:0] or_ln4_fu_917_p5;
wire   [5:0] or_ln5_fu_936_p4;
wire   [5:0] or_ln6_fu_949_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 v60_fu_106 = 7'd0;
#0 v59_fu_110 = 7'd0;
#0 indvar_flatten_fu_114 = 10'd0;
#0 ap_done_reg = 1'b0;
end
atax_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln97_fu_508_p2 == 1'd0))) begin
            indvar_flatten_fu_114 <= add_ln97_1_fu_514_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_114 <= 10'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v59_fu_110 <= 7'd0;
    end else if (((icmp_ln97_reg_1000 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v59_fu_110 <= select_ln97_1_fu_628_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v60_fu_106 <= 7'd0;
    end else if (((icmp_ln97_reg_1000 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        v60_fu_106 <= add_ln98_fu_870_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cmp7_reg_1112 <= cmp7_fu_654_p2;
        cmp7_reg_1112_pp0_iter1_reg <= cmp7_reg_1112;
        lshr_ln_reg_1102 <= {{select_ln97_1_fu_628_p3[5:1]}};
        trunc_ln97_1_reg_1096 <= trunc_ln97_1_fu_640_p1;
        v58_addr_2_reg_1152[0] <= zext_ln114_fu_704_p1[0];
v58_addr_2_reg_1152[5 : 2] <= zext_ln114_fu_704_p1[5 : 2];
        v58_addr_2_reg_1152_pp0_iter1_reg[0] <= v58_addr_2_reg_1152[0];
v58_addr_2_reg_1152_pp0_iter1_reg[5 : 2] <= v58_addr_2_reg_1152[5 : 2];
        v58_addr_2_reg_1152_pp0_iter2_reg[0] <= v58_addr_2_reg_1152_pp0_iter1_reg[0];
v58_addr_2_reg_1152_pp0_iter2_reg[5 : 2] <= v58_addr_2_reg_1152_pp0_iter1_reg[5 : 2];
        v58_addr_3_reg_1157[5 : 2] <= zext_ln121_fu_716_p1[5 : 2];
        v58_addr_3_reg_1157_pp0_iter1_reg[5 : 2] <= v58_addr_3_reg_1157[5 : 2];
        v58_addr_3_reg_1157_pp0_iter2_reg[5 : 2] <= v58_addr_3_reg_1157_pp0_iter1_reg[5 : 2];
        v63_reg_1137 <= v63_fu_673_p3;
        v70_reg_1167 <= v70_fu_721_p3;
        v82_reg_1372 <= v82_fu_905_p3;
        v88_reg_1377 <= v88_fu_911_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln97_reg_1000 <= icmp_ln97_fu_508_p2;
        lshr_ln1_reg_1019 <= {{select_ln97_fu_531_p3[5:2]}};
        select_ln97_reg_1009 <= select_ln97_fu_531_p3;
        tmp_1_reg_1042 <= {{select_ln97_fu_531_p3[5:1]}};
        tmp_3_reg_1004 <= ap_sig_allocacmp_v60_load[32'd6];
        tmp_4_reg_1090 <= select_ln97_fu_531_p3[32'd1];
        tmp_4_reg_1090_pp0_iter1_reg <= tmp_4_reg_1090;
        tmp_8_reg_1071 <= {{select_ln97_fu_531_p3[5:3]}};
        tmp_8_reg_1071_pp0_iter1_reg <= tmp_8_reg_1071;
        trunc_ln114_reg_1058 <= trunc_ln114_fu_588_p1;
        trunc_ln114_reg_1058_pp0_iter1_reg <= trunc_ln114_reg_1058;
        trunc_ln128_reg_1084 <= trunc_ln128_fu_602_p1;
        trunc_ln97_reg_1014 <= trunc_ln97_fu_539_p1;
        v58_addr_1_reg_1052[5 : 1] <= zext_ln107_fu_583_p1[5 : 1];
        v58_addr_1_reg_1052_pp0_iter1_reg[5 : 1] <= v58_addr_1_reg_1052[5 : 1];
        v58_addr_reg_1037 <= zext_ln98_fu_543_p1;
        v58_addr_reg_1037_pp0_iter1_reg <= v58_addr_reg_1037;
        zext_ln98_1_reg_1027[3 : 0] <= zext_ln98_1_fu_558_p1[3 : 0];
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_472 <= grp_fu_458_p3;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_476 <= grp_fu_465_p3;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_480 <= grp_fu_480_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_485 <= grp_fu_480_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln124_reg_1222 <= grp_fu_465_p3;
        v87_reg_1247 <= v58_q1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        select_ln131_reg_1257 <= grp_fu_458_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln152_reg_1287 <= grp_fu_465_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v100_reg_1423 <= v100_fu_967_p3;
        v106_reg_1428 <= v106_fu_973_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v102_reg_1418 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v103_reg_1448 <= grp_fu_480_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v104_reg_1367 <= v57_3_q0;
        v84_reg_1347 <= grp_fu_484_p_dout0;
        v92_reg_1357 <= v57_1_q0;
        v98_reg_1362 <= v57_2_q0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v108_reg_1433 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v115_load_reg_1172 <= v115_q0;
        v58_addr_4_reg_1197[1 : 0] <= zext_ln128_fu_771_p1[1 : 0];
v58_addr_4_reg_1197[5 : 3] <= zext_ln128_fu_771_p1[5 : 3];
        v58_addr_4_reg_1197_pp0_iter1_reg[1 : 0] <= v58_addr_4_reg_1197[1 : 0];
v58_addr_4_reg_1197_pp0_iter1_reg[5 : 3] <= v58_addr_4_reg_1197[5 : 3];
        v58_addr_4_reg_1197_pp0_iter2_reg[1 : 0] <= v58_addr_4_reg_1197_pp0_iter1_reg[1 : 0];
v58_addr_4_reg_1197_pp0_iter2_reg[5 : 3] <= v58_addr_4_reg_1197_pp0_iter1_reg[5 : 3];
        v58_addr_5_reg_1387[1] <= zext_ln135_fu_927_p1[1];
v58_addr_5_reg_1387[5 : 3] <= zext_ln135_fu_927_p1[5 : 3];
        v58_addr_5_reg_1387_pp0_iter2_reg[1] <= v58_addr_5_reg_1387[1];
v58_addr_5_reg_1387_pp0_iter2_reg[5 : 3] <= v58_addr_5_reg_1387[5 : 3];
        v76_reg_1202 <= v76_fu_776_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v58_addr_6_reg_1402[0] <= zext_ln142_fu_944_p1[0];
v58_addr_6_reg_1402[5 : 3] <= zext_ln142_fu_944_p1[5 : 3];
        v58_addr_6_reg_1402_pp0_iter2_reg[0] <= v58_addr_6_reg_1402[0];
v58_addr_6_reg_1402_pp0_iter2_reg[5 : 3] <= v58_addr_6_reg_1402[5 : 3];
        v58_addr_7_reg_1408[5 : 3] <= zext_ln149_fu_956_p1[5 : 3];
        v58_addr_7_reg_1408_pp0_iter2_reg[5 : 3] <= v58_addr_7_reg_1408[5 : 3];
        v65_reg_1212 <= v65_fu_782_p1;
        v94_reg_1413 <= v94_fu_961_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        v66_reg_1292 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        v72_reg_1302 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v74_reg_1162 <= v57_2_q1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v78_reg_1312 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v81_reg_1207 <= v58_q0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v90_reg_1382 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v91_reg_1438 <= grp_fu_480_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v96_reg_1397 <= grp_fu_484_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v97_reg_1443 <= grp_fu_480_p_dout0;
    end
end
always @ (*) begin
    if (((icmp_ln97_reg_1000 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end
always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_114;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v60_load = 7'd0;
    end else begin
        ap_sig_allocacmp_v60_load = v60_fu_106;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_450_p0 = v106_reg_1428;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_450_p0 = v100_reg_1423;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_450_p0 = v94_reg_1413;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_450_p0 = v88_reg_1377;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_450_p0 = v82_reg_1372;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_450_p0 = v76_reg_1202;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_450_p0 = v70_reg_1167;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_450_p0 = v63_reg_1137;
    end else begin
        grp_fu_450_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_450_p1 = v108_reg_1433;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_450_p1 = v102_reg_1418;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_450_p1 = v96_reg_1397;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_450_p1 = v90_reg_1382;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_450_p1 = v84_reg_1347;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_450_p1 = v78_reg_1312;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_450_p1 = v72_reg_1302;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_450_p1 = v66_reg_1292;
    end else begin
        grp_fu_450_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_454_p0 = v107_fu_932_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_454_p0 = v101_fu_900_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_454_p0 = v95_fu_895_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_454_p0 = v89_fu_866_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_454_p0 = v83_fu_862_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_454_p0 = v77_fu_857_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_454_p0 = v71_fu_823_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_454_p0 = v64_fu_786_p1;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_454_p1 = v65_reg_1212;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_454_p1 = v65_fu_782_p1;
    end else begin
        grp_fu_454_p1 = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v114_0_address0_local = zext_ln152_fu_851_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v114_0_address0_local = zext_ln138_fu_817_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v114_0_address0_local = zext_ln124_fu_757_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v114_0_address0_local = zext_ln110_fu_690_p1;
        end else begin
            v114_0_address0_local = 'bx;
        end
    end else begin
        v114_0_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v114_0_address1_local = zext_ln145_fu_837_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v114_0_address1_local = zext_ln131_fu_800_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v114_0_address1_local = zext_ln117_fu_743_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v114_0_address1_local = zext_ln102_fu_667_p1;
        end else begin
            v114_0_address1_local = 'bx;
        end
    end else begin
        v114_0_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v114_0_ce0_local = 1'b1;
    end else begin
        v114_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v114_0_ce1_local = 1'b1;
    end else begin
        v114_0_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v114_1_address0_local = zext_ln152_fu_851_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v114_1_address0_local = zext_ln138_fu_817_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v114_1_address0_local = zext_ln124_fu_757_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v114_1_address0_local = zext_ln110_fu_690_p1;
        end else begin
            v114_1_address0_local = 'bx;
        end
    end else begin
        v114_1_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v114_1_address1_local = zext_ln145_fu_837_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v114_1_address1_local = zext_ln131_fu_800_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v114_1_address1_local = zext_ln117_fu_743_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v114_1_address1_local = zext_ln102_fu_667_p1;
        end else begin
            v114_1_address1_local = 'bx;
        end
    end else begin
        v114_1_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v114_1_ce0_local = 1'b1;
    end else begin
        v114_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v114_1_ce1_local = 1'b1;
    end else begin
        v114_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v115_ce0_local = 1'b1;
    end else begin
        v115_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_0_ce0_local = 1'b1;
    end else begin
        v57_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_0_ce1_local = 1'b1;
    end else begin
        v57_0_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_1_ce0_local = 1'b1;
    end else begin
        v57_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_1_ce1_local = 1'b1;
    end else begin
        v57_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_2_ce0_local = 1'b1;
    end else begin
        v57_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_2_ce1_local = 1'b1;
    end else begin
        v57_2_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_3_ce0_local = 1'b1;
    end else begin
        v57_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v57_3_ce1_local = 1'b1;
    end else begin
        v57_3_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        v58_address0_local = v58_addr_7_reg_1408_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        v58_address0_local = v58_addr_6_reg_1402_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v58_address0_local = v58_addr_5_reg_1387_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v58_address0_local = v58_addr_3_reg_1157_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v58_address0_local = zext_ln149_fu_956_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v58_address0_local = zext_ln135_fu_927_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v58_address0_local = zext_ln121_fu_716_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v58_address0_local = zext_ln107_fu_583_p1;
    end else begin
        v58_address0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v58_address1_local = v58_addr_4_reg_1197_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v58_address1_local = v58_addr_2_reg_1152_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        v58_address1_local = v58_addr_1_reg_1052_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        v58_address1_local = v58_addr_reg_1037_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v58_address1_local = zext_ln142_fu_944_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v58_address1_local = zext_ln128_fu_771_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v58_address1_local = zext_ln114_fu_704_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v58_address1_local = zext_ln98_fu_543_p1;
    end else begin
        v58_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v58_ce0_local = 1'b1;
    end else begin
        v58_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v58_ce1_local = 1'b1;
    end else begin
        v58_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        v58_d0_local = v103_reg_1448;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v58_d0_local = v97_reg_1443;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        v58_d0_local = reg_485;
    end else begin
        v58_d0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v58_d1_local = v91_reg_1438;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        v58_d1_local = reg_480;
    end else begin
        v58_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        v58_we0_local = 1'b1;
    end else begin
        v58_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        v58_we1_local = 1'b1;
    end else begin
        v58_we1_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln97_1_fu_514_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);
assign add_ln97_fu_622_p2 = (v59_fu_110 + 7'd1);
assign add_ln98_fu_870_p2 = (select_ln97_reg_1009 + 7'd8);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];
assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];
assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];
assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];
assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];
assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];
assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;
assign ap_ready = ap_ready_sig;
assign cmp7_fu_654_p2 = ((select_ln97_1_fu_628_p3 == 7'd0) ? 1'b1 : 1'b0);
assign grp_fu_458_p3 = ((trunc_ln97_1_reg_1096[0:0] == 1'b1) ? v114_1_q1 : v114_0_q1);
assign grp_fu_465_p3 = ((trunc_ln97_1_reg_1096[0:0] == 1'b1) ? v114_1_q0 : v114_0_q0);
assign grp_fu_480_p_ce = 1'b1;
assign grp_fu_480_p_din0 = grp_fu_450_p0;
assign grp_fu_480_p_din1 = grp_fu_450_p1;
assign grp_fu_480_p_opcode = 2'd0;
assign grp_fu_484_p_ce = 1'b1;
assign grp_fu_484_p_din0 = grp_fu_454_p0;
assign grp_fu_484_p_din1 = grp_fu_454_p1;
assign icmp_ln97_fu_508_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd512) ? 1'b1 : 1'b0);
assign lshr_ln1_fu_548_p4 = {{select_ln97_fu_531_p3[5:2]}};
assign lshr_ln_fu_644_p4 = {{select_ln97_1_fu_628_p3[5:1]}};
assign or_ln128_1_fu_880_p3 = {{tmp_8_reg_1071}, {1'd1}};
assign or_ln1_fu_696_p4 = {{{lshr_ln1_reg_1019}, {1'd1}}, {trunc_ln114_reg_1058}};
assign or_ln2_fu_709_p3 = {{lshr_ln1_reg_1019}, {2'd3}};
assign or_ln3_fu_763_p4 = {{{tmp_8_reg_1071}, {1'd1}}, {trunc_ln128_reg_1084}};
assign or_ln4_fu_917_p5 = {{{{tmp_8_reg_1071_pp0_iter1_reg}, {1'd1}}, {tmp_4_reg_1090_pp0_iter1_reg}}, {1'd1}};
assign or_ln5_fu_936_p4 = {{{tmp_8_reg_1071_pp0_iter1_reg}, {2'd3}}, {trunc_ln114_reg_1058_pp0_iter1_reg}};
assign or_ln6_fu_949_p3 = {{tmp_8_reg_1071_pp0_iter1_reg}, {3'd7}};
assign or_ln_fu_575_p3 = {{tmp_1_fu_565_p4}, {1'd1}};
assign select_ln97_1_fu_628_p3 = ((tmp_3_reg_1004[0:0] == 1'b1) ? add_ln97_fu_622_p2 : v59_fu_110);
assign select_ln97_fu_531_p3 = ((tmp_3_fu_523_p3[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_v60_load);
assign tmp_10_fu_843_p4 = {{{tmp_8_reg_1071}, {3'd7}}, {lshr_ln_reg_1102}};
assign tmp_1_fu_565_p4 = {{select_ln97_fu_531_p3[5:1]}};
assign tmp_2_fu_681_p4 = {{{tmp_1_reg_1042}, {1'd1}}, {lshr_ln_fu_644_p4}};
assign tmp_3_fu_523_p3 = ap_sig_allocacmp_v60_load[32'd6];
assign tmp_5_fu_734_p5 = {{{{lshr_ln1_reg_1019}, {1'd1}}, {trunc_ln114_reg_1058}}, {lshr_ln_reg_1102}};
assign tmp_6_fu_806_p6 = {{{{{tmp_8_reg_1071}, {1'd1}}, {tmp_4_reg_1090}}, {1'd1}}, {lshr_ln_reg_1102}};
assign tmp_7_fu_749_p4 = {{{lshr_ln1_reg_1019}, {2'd3}}, {lshr_ln_reg_1102}};
assign tmp_9_fu_828_p5 = {{{{tmp_8_reg_1071}, {2'd3}}, {trunc_ln114_reg_1058}}, {lshr_ln_reg_1102}};
assign tmp_fu_660_p3 = {{trunc_ln97_reg_1014}, {lshr_ln_fu_644_p4}};
assign tmp_s_fu_791_p5 = {{{{tmp_8_reg_1071}, {1'd1}}, {trunc_ln128_reg_1084}}, {lshr_ln_reg_1102}};
assign trunc_ln114_fu_588_p1 = select_ln97_fu_531_p3[0:0];
assign trunc_ln128_fu_602_p1 = select_ln97_fu_531_p3[1:0];
assign trunc_ln97_1_fu_640_p1 = select_ln97_1_fu_628_p3[0:0];
assign trunc_ln97_fu_539_p1 = select_ln97_fu_531_p3[5:0];
assign v100_fu_967_p3 = ((cmp7_reg_1112_pp0_iter1_reg[0:0] == 1'b1) ? v98_reg_1362 : v58_q1);
assign v101_fu_900_p1 = reg_472;
assign v106_fu_973_p3 = ((cmp7_reg_1112_pp0_iter1_reg[0:0] == 1'b1) ? v104_reg_1367 : v58_q0);
assign v107_fu_932_p1 = select_ln152_reg_1287;
assign v114_0_address0 = v114_0_address0_local;
assign v114_0_address1 = v114_0_address1_local;
assign v114_0_ce0 = v114_0_ce0_local;
assign v114_0_ce1 = v114_0_ce1_local;
assign v114_1_address0 = v114_1_address0_local;
assign v114_1_address1 = v114_1_address1_local;
assign v114_1_ce0 = v114_1_ce0_local;
assign v114_1_ce1 = v114_1_ce1_local;
assign v115_address0 = zext_ln97_fu_635_p1;
assign v115_ce0 = v115_ce0_local;
assign v57_0_address0 = zext_ln128_1_fu_887_p1;
assign v57_0_address1 = zext_ln98_1_fu_558_p1;
assign v57_0_ce0 = v57_0_ce0_local;
assign v57_0_ce1 = v57_0_ce1_local;
assign v57_1_address0 = zext_ln128_1_fu_887_p1;
assign v57_1_address1 = zext_ln98_1_fu_558_p1;
assign v57_1_ce0 = v57_1_ce0_local;
assign v57_1_ce1 = v57_1_ce1_local;
assign v57_2_address0 = zext_ln128_1_fu_887_p1;
assign v57_2_address1 = zext_ln98_1_fu_558_p1;
assign v57_2_ce0 = v57_2_ce0_local;
assign v57_2_ce1 = v57_2_ce1_local;
assign v57_3_address0 = zext_ln128_1_fu_887_p1;
assign v57_3_address1 = zext_ln98_1_reg_1027;
assign v57_3_ce0 = v57_3_ce0_local;
assign v57_3_ce1 = v57_3_ce1_local;
assign v58_address0 = v58_address0_local;
assign v58_address1 = v58_address1_local;
assign v58_ce0 = v58_ce0_local;
assign v58_ce1 = v58_ce1_local;
assign v58_d0 = v58_d0_local;
assign v58_d1 = v58_d1_local;
assign v58_we0 = v58_we0_local;
assign v58_we1 = v58_we1_local;
assign v63_fu_673_p3 = ((cmp7_fu_654_p2[0:0] == 1'b1) ? v57_0_q1 : v58_q1);
assign v64_fu_786_p1 = reg_472;
assign v65_fu_782_p1 = v115_load_reg_1172;
assign v70_fu_721_p3 = ((cmp7_fu_654_p2[0:0] == 1'b1) ? v57_1_q1 : v58_q0);
assign v71_fu_823_p1 = reg_476;
assign v76_fu_776_p3 = ((cmp7_reg_1112[0:0] == 1'b1) ? v74_reg_1162 : v58_q1);
assign v77_fu_857_p1 = reg_472;
assign v82_fu_905_p3 = ((cmp7_reg_1112[0:0] == 1'b1) ? v57_3_q1 : v81_reg_1207);
assign v83_fu_862_p1 = select_ln124_reg_1222;
assign v88_fu_911_p3 = ((cmp7_reg_1112[0:0] == 1'b1) ? v57_0_q0 : v87_reg_1247);
assign v89_fu_866_p1 = select_ln131_reg_1257;
assign v94_fu_961_p3 = ((cmp7_reg_1112_pp0_iter1_reg[0:0] == 1'b1) ? v92_reg_1357 : v58_q0);
assign v95_fu_895_p1 = reg_476;
assign zext_ln102_fu_667_p1 = tmp_fu_660_p3;
assign zext_ln107_fu_583_p1 = or_ln_fu_575_p3;
assign zext_ln110_fu_690_p1 = tmp_2_fu_681_p4;
assign zext_ln114_fu_704_p1 = or_ln1_fu_696_p4;
assign zext_ln117_fu_743_p1 = tmp_5_fu_734_p5;
assign zext_ln121_fu_716_p1 = or_ln2_fu_709_p3;
assign zext_ln124_fu_757_p1 = tmp_7_fu_749_p4;
assign zext_ln128_1_fu_887_p1 = or_ln128_1_fu_880_p3;
assign zext_ln128_fu_771_p1 = or_ln3_fu_763_p4;
assign zext_ln131_fu_800_p1 = tmp_s_fu_791_p5;
assign zext_ln135_fu_927_p1 = or_ln4_fu_917_p5;
assign zext_ln138_fu_817_p1 = tmp_6_fu_806_p6;
assign zext_ln142_fu_944_p1 = or_ln5_fu_936_p4;
assign zext_ln145_fu_837_p1 = tmp_9_fu_828_p5;
assign zext_ln149_fu_956_p1 = or_ln6_fu_949_p3;
assign zext_ln152_fu_851_p1 = tmp_10_fu_843_p4;
assign zext_ln97_fu_635_p1 = select_ln97_1_fu_628_p3;
assign zext_ln98_1_fu_558_p1 = lshr_ln1_fu_548_p4;
assign zext_ln98_fu_543_p1 = select_ln97_fu_531_p3;
always @ (posedge ap_clk) begin
    zext_ln98_1_reg_1027[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    v58_addr_1_reg_1052[0] <= 1'b1;
    v58_addr_1_reg_1052_pp0_iter1_reg[0] <= 1'b1;
    v58_addr_2_reg_1152[1] <= 1'b1;
    v58_addr_2_reg_1152_pp0_iter1_reg[1] <= 1'b1;
    v58_addr_2_reg_1152_pp0_iter2_reg[1] <= 1'b1;
    v58_addr_3_reg_1157[1:0] <= 2'b11;
    v58_addr_3_reg_1157_pp0_iter1_reg[1:0] <= 2'b11;
    v58_addr_3_reg_1157_pp0_iter2_reg[1:0] <= 2'b11;
    v58_addr_4_reg_1197[2] <= 1'b1;
    v58_addr_4_reg_1197_pp0_iter1_reg[2] <= 1'b1;
    v58_addr_4_reg_1197_pp0_iter2_reg[2] <= 1'b1;
    v58_addr_5_reg_1387[0] <= 1'b1;
    v58_addr_5_reg_1387[2] <= 1'b1;
    v58_addr_5_reg_1387_pp0_iter2_reg[0] <= 1'b1;
    v58_addr_5_reg_1387_pp0_iter2_reg[2] <= 1'b1;
    v58_addr_6_reg_1402[2:1] <= 2'b11;
    v58_addr_6_reg_1402_pp0_iter2_reg[2:1] <= 2'b11;
    v58_addr_7_reg_1408[2:0] <= 3'b111;
    v58_addr_7_reg_1408_pp0_iter2_reg[2:0] <= 3'b111;
end
endmodule 