{
  "information_for_contributors": [
    "AHDW grammar support. Visit ahdw.org for more information.",
    "This is based on Verilog syntax highlight at https://github.com/mshr-h/vscode-verilog-hdl-support/blob/main/syntaxes/verilog.tmLanguage.json."
  ],
  "name": "AHDW",
  "scopeName": "source.ahdw",
  "fileTypes": [".ahdw", ".autohdw"],
  "foldingStartMarker": "\\b(ELSE|ELIF|FOR|FOREVER|IF|LOOP|WHILE)\\b",
  "foldingStopMarker": "\\b(END|ELSE|ELIF)\\b",
  "patterns": [
    {
      "include": "#comments"
    },
    {
      "include": "#module_pattern"
    },
    {
      "include": "#keywords"
    },
    {
      "include": "#constants"
    },
    {
      "include": "#strings"
    },
    {
      "include": "#operators"
    }
  ],
  "repository": {
    "comments": {
      "patterns": [
        {
          "match": "(?<=(COMMENT)).*",
          "name": "string.quoted.binary.ahdw"
        },
        {
          "begin": "(^[ \\t]+)?(?=//)",
          "beginCaptures": {
            "1": {
              "name": "punctuation.whitespace.comment.leading.verilog.ahdw"
            }
          },
          "end": "(?!\\G)",
          "patterns": [
            {
              "begin": "//",
              "beginCaptures": {
                "0": {
                  "name": "punctuation.definition.comment.verilog.ahdw"
                }
              },
              "end": "\\n",
              "name": "comment.line.double-slash.verilog.ahdw"
            }
          ]
        },
        {
          "begin": "/\\*",
          "end": "\\*/",
          "name": "comment.block.c-style.verilog.ahdw"
        }
      ]
    },
    "constants": {
      "patterns": [
        {
          "match": "`(?!(celldefine|endcelldefine|default_nettype|define|undef|ifdef|ifndef|else|endif|include|resetall|timescale|unconnected_drive|nounconnected_drive))[a-z_A-Z][a-zA-Z0-9_$]*",
          "name": "variable.other.constant.verilog.ahdw"
        },
        {
          "match": "[0-9]*'[bBoOdDhH][a-fA-F0-9_xXzZ]+\\b",
          "name": "constant.numeric.sized_integer.verilog.ahdw"
        },
        {
          "captures": {
            "1": {
              "name": "constant.numeric.integer.verilog.ahdw"
            },
            "2": {
              "name": "punctuation.separator.range.verilog.ahdw"
            },
            "3": {
              "name": "constant.numeric.integer.verilog.ahdw"
            }
          },
          "match": "\\b(\\d+)(:)(\\d+)\\b",
          "name": "meta.block.numeric.range.verilog.ahdw"
        },
        {
          "match": "\\b\\d[\\d_]*(?i:e\\d+)?\\b",
          "name": "constant.numeric.integer.verilog.ahdw"
        },
        {
          "match": "\\b\\d+\\.\\d+(?i:e\\d+)?\\b",
          "name": "constant.numeric.real.verilog.ahdw"
        },
        {
          "match": "#\\d+",
          "name": "constant.numeric.delay.verilog.ahdw"
        },
        {
          "match": "\\b[01xXzZ]+\\b",
          "name": "constant.numeric.logic.verilog.ahdw"
        }
      ]
    },
    "instantiation_patterns": {
      "patterns": [
        {
          "include": "#keywords"
        },
        {
          "match": "(([a-zA-Z0-9_{}]|((?<!{){{[^{}]+}}(?!})))+)(?=((\\s+|)=(\\s+|)INST))",
          "name": "support.function.builtin.ahdw"
        },
        {
          "match": "(?<=(INST\\s))(([a-zA-Z0-9_]|((?<!{){{[^{}]+}}(?!})))+)",
          "name": "support.class.ahdw"
        },
        {
          "match": "(^(=\\sINST))",
          "name": "support.class.ahdw"
        },
        {
          "begin": "^\\s*([a-zA-Z][a-zA-Z0-9_]*)\\s+([a-zA-Z][a-zA-Z0-9_]*)(?<!begin|if)\\s*(?=\\(|$)",
          "beginCaptures": {
            "1": {
              "name": "entity.name.tag.module.reference.verilog.ahdw"
            },
            "2": {
              "name": "entity.name.tag.module.identifier.verilog.ahdw"
            }
          },
          "end": ";",
          "endCaptures": {
            "0": {
              "name": "punctuation.terminator.expression.verilog.ahdw"
            }
          },
          "name": "meta.block.instantiation.parameterless.verilog.ahdw",
          "patterns": [
            {
              "include": "#comments"
            },
            {
              "include": "#keywords"
            },
            {
              "include": "#constants"
            },
            {
              "include": "#strings"
            },
            {
              "include": "#operators"
            }
          ]
        },
        {
          "begin": "^\\s*([a-zA-Z][a-zA-Z0-9_]*)\\s*(#)(?=\\s*\\()",
          "beginCaptures": {
            "1": {
              "name": "entity.name.tag.module.reference.verilog.ahdw"
            }
          },
          "end": ";",
          "endCaptures": {
            "0": {
              "name": "punctuation.terminator.expression.verilog.ahdw"
            }
          },
          "name": "meta.block.instantiation.with.parameters.verilog.ahdw",
          "patterns": [
            {
              "include": "#parenthetical_list"
            },
            {
              "match": "[a-zA-Z][a-zA-Z0-9_]*",
              "name": "entity.name.tag.module.identifier.verilog.ahdw"
            }
          ]
        }
      ]
    },
    "keywords": {
      "patterns": [
        {
          "begin": "\\b(BREAK|COMMENT|V(I|)|IF|WHILE|EL(SE|IF)|END|FOREVER)\\b",
          "end": "\\n",
          "beginCaptures": {
            "0": {
              "name": "keyword.control.ahdw"
            }
          },
          "patterns":[
            {
              "begin": "\\{\\{",
              "end": "\\}\\}",
              "beginCaptures": {
                "0": {
                  "name": "keyword.other.replace.ahdw"
                }
              },
              "endCaptures": {
                "0": {
                  "name": "keyword.other.replace.ahdw"
                }
              },
              "name": "variable.other.constant.ahdw"
            },
            {
              "include": "#comments"
            },
            {
              "include": "#constants"
            },
            {
              "include": "#strings"
            },
            {
              "include": "#keywords"
            }
          ]
        },
        {
          "begin": "\\bLOOP\\b",
          "end": "\\n",
          "beginCaptures": {
            "0": {
              "name": "keyword.control.ahdw"
            }
          },
          "patterns":[
            {
              "match": "\\/\\/(?=\\n)",
              "name": "comment.line.double-slash.ahdw"
            },
            {
              "begin": "\\/\\/",
              "end": ".(?=\\n)",
              "name": "comment.line.double-slash.ahdw"
            },
            {
              "match": "(begin|end|from|to|step)(?=\\=)",
              "name": "support.function.builtin.key.loop.ahdw"
            },
            {
              "match": "[-\\=+*/]",
              "name": "keyword.operator.loop.ahdw"
            },
            {
              "match": "\\{\\{(([^\\}]+)|)\\}\\}",
              "name": "variable.other.constant.ahdw"
            },
            {
              "include": "#constants"
            },
            {
              "include": "#strings"
            }
          ],
          "name": "variable.other.normal.return.ahdw"
        },
        {
          "begin": "\\b(CALC|COND|CONTINUE|FILE|FOR|INCLUDE|INPUT|INST|NEW|OUTPUT|META|MODULE|PARAM|PORT|REG|WIRE)\\b",
          "end": "\\n",
          "beginCaptures": {
            "0": {
              "name": "keyword.control.ahdw"
            }
          },
          "patterns":[
            {
              "match": "\\/\\/(?=\\n)",
              "name": "comment.line.double-slash.ahdw"
            },
            {
              "begin": "\\/\\/",
              "end": ".(?=\\n)",
              "name": "comment.line.double-slash.ahdw"
            },
            {
              "match": "\\{\\{(([^\\}]+)|)\\}\\}",
              "name": "variable.other.constant.ahdw"
            },
            {
              "include": "#constants"
            },
            {
              "include": "#strings"
            }
          ]
        },
        {
          "match": "^\\s*\\w+(?=\\s*\\=\\s*(NEW|CALC|LOOP))",
          "name": "variable.other.normal.return.ahdw"
        },
        {
          "match": "(([a-zA-Z0-9_{}]|((?<!{){{[^{}]+}}(?!})))+)(?=((\\s+|)=(\\s+|)MODULE))",
          "name": "support.class.ahdw"
        },
        {
          "match": "\\b(always|and|assign|attribute|begin|buf|bufif0|bufif1|case[xz]?|cmos|deassign|default|defparam|disable|edge|else|end(attribute|case|function|generate|module|primitive|specify|table|task)?|event|for|force|forever|fork|function|generate|genvar|highz(01)|if(none)?|initial|inout|input|integer|join|localparam|medium|module|large|macromodule|nand|negedge|nmos|nor|not|notif(01)|or|output|parameter|pmos|posedge|primitive|pull0|pull1|pulldown|pullup|rcmos|real|realtime|reg|release|repeat|rnmos|rpmos|rtran|rtranif(01)|scalared|signed|small|specify|specparam|strength|strong0|strong1|supply0|supply1|table|task|time|tran|tranif(01)|tri(01)?|tri(and|or|reg)|unsigned|vectored|wait|wand|weak(01)|while|wire|wor|xnor|xor)\\b",
          "name": "keyword.other.verilog.ahdw"
        },
        {
          "match": "^\\s*`((cell)?define|default_(decay_time|nettype|trireg_strength)|delay_mode_(path|unit|zero)|ifdef|ifndef|include|end(if|celldefine)|else|(no)?unconnected_drive|resetall|timescale|undef)\\b",
          "name": "keyword.other.compiler.directive.verilog.ahdw"
        },
        {
          "match": "\\$(f(open|close)|readmem(b|h)|timeformat|printtimescale|stop|finish|(s|real)?time|realtobits|bitstoreal|rtoi|itor|(f)?(display|write(h|b)))\\b",
          "name": "support.function.system.console.tasks.verilog.ahdw"
        },
        {
          "match": "\\$(random|dist_(chi_square|erlang|exponential|normal|poisson|t|uniform))\\b",
          "name": "support.function.system.random_number.tasks.verilog.ahdw"
        },
        {
          "match": "\\$((a)?sync\\$((n)?and|(n)or)\\$(array|plane))\\b",
          "name": "support.function.system.pld_modeling.tasks.verilog.ahdw"
        },
        {
          "match": "\\$(q_(initialize|add|remove|full|exam))\\b",
          "name": "support.function.system.stochastic.tasks.verilog.ahdw"
        },
        {
          "match": "\\$(hold|nochange|period|recovery|setup(hold)?|skew|width)\\b",
          "name": "support.function.system.timing.tasks.verilog.ahdw"
        },
        {
          "match": "\\$(dump(file|vars|off|on|all|limit|flush))\\b",
          "name": "support.function.system.vcd.tasks.verilog.ahdw"
        },
        {
          "match": "\\$(countdrivers|list|input|scope|showscopes|(no)?(key|log)|reset(_count|_value)?|(inc)?save|restart|showvars|getpattern|sreadmem(b|h)|scale)",
          "name": "support.function.non-standard.tasks.verilog.ahdw"
        }
      ]
    },
    "module_pattern": {
      "patterns": [
        {
          "begin": "\\b(module)\\s+(([a-zA-Z0-9_]|((?<!{){{[^{}]+}}(?!})))+)",
          "beginCaptures": {
            "1": {
              "name": "storage.type.module.verilog.ahdw"
            },
            "2": {
              "name": "entity.name.type.module.verilog.ahdw"
            }
          },
          "end": "\\bendmodule\\b",
          "endCaptures": {
            "0": {
              "name": "storage.type.module.verilog.ahdw"
            }
          },
          "name": "meta.block.module.verilog.ahdw",
          "patterns": [
            {
              "include": "#comments"
            },
            {
              "include": "#keywords"
            },
            {
              "include": "#constants"
            },
            {
              "include": "#strings"
            },
            {
              "include": "#operators"
            }
          ]
        }
      ]
    },
    "operators": {
      "patterns": [
        {
          "match": "\\+|-|\\*|/|%|(<|>)=?|(!|=)?==?|!|&&?|\\|\\|?|\\^?~|~\\^?",
          "name": "keyword.operator.verilog.ahdw"
        }
      ]
    },
    "parenthetical_list": {
      "patterns": [
        {
          "begin": "\\(",
          "beginCaptures": {
            "0": {
              "name": "punctuation.section.list.verilog.ahdw"
            }
          },
          "end": "\\)",
          "endCaptures": {
            "0": {
              "name": "punctuation.section.list.verilog.ahdw"
            }
          },
          "name": "meta.block.parenthetical_list.verilog.ahdw",
          "patterns": [
            {
              "include": "#comments"
            },
            {
              "include": "#keywords"
            },
            {
              "include": "#constants"
            },
            {
              "include": "#strings"
            }
          ]
        }
      ]
    },
    "strings": {
      "patterns": [
        {
          "begin": "\"",
          "end": "\"",
          "name": "string.quoted.double.verilog.ahdw",
          "patterns": [
            {
              "match": "\\\\.",
              "name": "constant.character.escape.verilog.ahdw"
            }
          ]
        }
      ]
    }
  }
}
