Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ecestudent/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 1a6abf5061674b59989b789f9e4d3790 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test16_behav xil_defaultlib.Test16 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/carrySelectaddder.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [/home/ecestudent/ECE2700/Lab3/MUX/MUX.srcs/sources_1/new/carrySelectaddder.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.Ripplecarry
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.carrySelectaddder
Compiling module xil_defaultlib.CarrySelect16
Compiling module xil_defaultlib.Test16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test16_behav
