<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vgaProject.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vgaProject.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vgaProject.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vgaProject.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vgaProject.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vgaProject.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vgaProject.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vgaProject.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vgaProject.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vgaProject.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaProject.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vgaProject.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgaProject.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vgaProject.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vgaProject.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vgaProject.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vgaProject.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vgaProject.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vgaProject.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vgaProject.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vgaProject_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vgaProject_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vgaProject_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vgaProject_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vgaProject_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vgaProject_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaProject_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaProject_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vgaProject_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vgaProject_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaProject_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vgaProject_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vgaProject_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vgaProject_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgaProject_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vgaproject.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vgaproject.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vgaproject.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494902643" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902643" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7268692591870717696" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902643" xil_pn:in_ck="-4056241453864743041" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1736768295454673178" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.ngc"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494902643" xil_pn:in_ck="-4444813268817695512" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902643" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7480014338229157662" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902643" xil_pn:in_ck="-4444813268817695512" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902643" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9044803781855911984" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902688" xil_pn:in_ck="2981331576301623379" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-9187083924734559059" xil_pn:start_ts="1494902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vgaProject.lso"/>
      <outfile xil_pn:name="vgaProject.ngc"/>
      <outfile xil_pn:name="vgaProject.ngr"/>
      <outfile xil_pn:name="vgaProject.prj"/>
      <outfile xil_pn:name="vgaProject.stx"/>
      <outfile xil_pn:name="vgaProject.syr"/>
      <outfile xil_pn:name="vgaProject.xst"/>
      <outfile xil_pn:name="vgaProject_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1494902688" xil_pn:in_ck="-6136401092538716255" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8768071169911740119" xil_pn:start_ts="1494902688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902709" xil_pn:in_ck="4662074262242145085" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3624873595852299297" xil_pn:start_ts="1494902688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vgaProject.bld"/>
      <outfile xil_pn:name="vgaProject.ngd"/>
      <outfile xil_pn:name="vgaProject_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1494902890" xil_pn:in_ck="5783815684734923517" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1494902709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vgaProject.pcf"/>
      <outfile xil_pn:name="vgaProject_map.map"/>
      <outfile xil_pn:name="vgaProject_map.mrp"/>
      <outfile xil_pn:name="vgaProject_map.ncd"/>
      <outfile xil_pn:name="vgaProject_map.ngm"/>
      <outfile xil_pn:name="vgaProject_map.xrpt"/>
      <outfile xil_pn:name="vgaProject_summary.xml"/>
      <outfile xil_pn:name="vgaProject_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1494902997" xil_pn:in_ck="3759019702806965590" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1494902890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vgaProject.ncd"/>
      <outfile xil_pn:name="vgaProject.pad"/>
      <outfile xil_pn:name="vgaProject.par"/>
      <outfile xil_pn:name="vgaProject.ptwx"/>
      <outfile xil_pn:name="vgaProject.unroutes"/>
      <outfile xil_pn:name="vgaProject.xpi"/>
      <outfile xil_pn:name="vgaProject_pad.csv"/>
      <outfile xil_pn:name="vgaProject_pad.txt"/>
      <outfile xil_pn:name="vgaProject_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1494903128" xil_pn:in_ck="-6136401092538723880" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1494902997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vgaProject.ut"/>
      <outfile xil_pn:name="vgaproject.bgn"/>
      <outfile xil_pn:name="vgaproject.bit"/>
      <outfile xil_pn:name="vgaproject.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1494903202" xil_pn:in_ck="-6087390565010274366" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1494903128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494902997" xil_pn:in_ck="2334546226095102841" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1494902975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vgaProject.twr"/>
      <outfile xil_pn:name="vgaProject.twx"/>
    </transform>
    <transform xil_pn:end_ts="1494884735" xil_pn:in_ck="-6136401092538723748" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1494884724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
