#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb972d00060 .scope module, "two_one_multi_test" "two_one_multi_test" 2 1;
 .timescale 0 0;
v0x7fb972d2fa80_0 .var "A0", 0 0;
v0x7fb972d2fb40_0 .var "A1", 0 0;
v0x7fb972d2fbd0_0 .var "A2", 0 0;
v0x7fb972d2fc60_0 .var "A3", 0 0;
v0x7fb972d2fcf0_0 .var "A4", 0 0;
v0x7fb972d2fdc0_0 .var "B0", 0 0;
v0x7fb972d2fe70_0 .var "B1", 0 0;
v0x7fb972d2ff20_0 .var "B2", 0 0;
v0x7fb972d2ffd0_0 .var "B3", 0 0;
v0x7fb972d30100_0 .var "B4", 0 0;
v0x7fb972d30190_0 .net "C0", 0 0, L_0x7fb972d30980;  1 drivers
v0x7fb972d30220_0 .net "C1", 0 0, L_0x7fb972d30e40;  1 drivers
v0x7fb972d302b0_0 .net "C2", 0 0, L_0x7fb972d31350;  1 drivers
v0x7fb972d30360_0 .net "C3", 0 0, L_0x7fb972d31740;  1 drivers
v0x7fb972d30410_0 .net "C4", 0 0, L_0x7fb972d31900;  1 drivers
v0x7fb972d304c0_0 .var "S", 0 0;
S_0x7fb972d1efa0 .scope module, "DUT" "two_one_multi" 2 6, 3 1 0, S_0x7fb972d00060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "A0"
    .port_info 2 /INPUT 1 "B0"
    .port_info 3 /OUTPUT 1 "C0"
    .port_info 4 /INPUT 1 "A1"
    .port_info 5 /INPUT 1 "B1"
    .port_info 6 /OUTPUT 1 "C1"
    .port_info 7 /INPUT 1 "A2"
    .port_info 8 /INPUT 1 "B2"
    .port_info 9 /OUTPUT 1 "C2"
    .port_info 10 /INPUT 1 "A3"
    .port_info 11 /INPUT 1 "B3"
    .port_info 12 /OUTPUT 1 "C3"
    .port_info 13 /INPUT 1 "A4"
    .port_info 14 /INPUT 1 "B4"
    .port_info 15 /OUTPUT 1 "C4"
L_0x7fb972d30570/d .functor NOT 1, v0x7fb972d304c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb972d30570 .delay 1 (1,1,1) L_0x7fb972d30570/d;
L_0x7fb972d30680/d .functor AND 1, L_0x7fb972d30570, v0x7fb972d2fa80_0, C4<1>, C4<1>;
L_0x7fb972d30680 .delay 1 (2,2,2) L_0x7fb972d30680/d;
L_0x7fb972d30840/d .functor AND 1, v0x7fb972d304c0_0, v0x7fb972d2fdc0_0, C4<1>, C4<1>;
L_0x7fb972d30840 .delay 1 (2,2,2) L_0x7fb972d30840/d;
L_0x7fb972d30980/d .functor OR 1, L_0x7fb972d30680, L_0x7fb972d30840, C4<0>, C4<0>;
L_0x7fb972d30980 .delay 1 (2,2,2) L_0x7fb972d30980/d;
L_0x7fb972d30b40/d .functor AND 1, L_0x7fb972d30570, v0x7fb972d2fb40_0, C4<1>, C4<1>;
L_0x7fb972d30b40 .delay 1 (2,2,2) L_0x7fb972d30b40/d;
L_0x7fb972d30cb0/d .functor AND 1, v0x7fb972d304c0_0, v0x7fb972d2fe70_0, C4<1>, C4<1>;
L_0x7fb972d30cb0 .delay 1 (2,2,2) L_0x7fb972d30cb0/d;
L_0x7fb972d30e40/d .functor OR 1, L_0x7fb972d30b40, L_0x7fb972d30cb0, C4<0>, C4<0>;
L_0x7fb972d30e40 .delay 1 (2,2,2) L_0x7fb972d30e40/d;
L_0x7fb972d31040/d .functor AND 1, L_0x7fb972d30570, v0x7fb972d2fbd0_0, C4<1>, C4<1>;
L_0x7fb972d31040 .delay 1 (2,2,2) L_0x7fb972d31040/d;
L_0x7fb972d311c0/d .functor AND 1, v0x7fb972d304c0_0, v0x7fb972d2ff20_0, C4<1>, C4<1>;
L_0x7fb972d311c0 .delay 1 (2,2,2) L_0x7fb972d311c0/d;
L_0x7fb972d31350/d .functor OR 1, L_0x7fb972d31040, L_0x7fb972d311c0, C4<0>, C4<0>;
L_0x7fb972d31350 .delay 1 (2,2,2) L_0x7fb972d31350/d;
L_0x7fb972d314c0/d .functor AND 1, L_0x7fb972d30570, v0x7fb972d2fc60_0, C4<1>, C4<1>;
L_0x7fb972d314c0 .delay 1 (2,2,2) L_0x7fb972d314c0/d;
L_0x7fb972d31660/d .functor AND 1, v0x7fb972d304c0_0, v0x7fb972d2ffd0_0, C4<1>, C4<1>;
L_0x7fb972d31660 .delay 1 (2,2,2) L_0x7fb972d31660/d;
L_0x7fb972d31740/d .functor OR 1, L_0x7fb972d314c0, L_0x7fb972d31660, C4<0>, C4<0>;
L_0x7fb972d31740 .delay 1 (2,2,2) L_0x7fb972d31740/d;
L_0x7fb972d31970/d .functor AND 1, L_0x7fb972d30570, v0x7fb972d2fcf0_0, C4<1>, C4<1>;
L_0x7fb972d31970 .delay 1 (2,2,2) L_0x7fb972d31970/d;
L_0x7fb972d31a80/d .functor AND 1, v0x7fb972d304c0_0, v0x7fb972d30100_0, C4<1>, C4<1>;
L_0x7fb972d31a80 .delay 1 (2,2,2) L_0x7fb972d31a80/d;
L_0x7fb972d31900/d .functor OR 1, L_0x7fb972d31970, L_0x7fb972d31a80, C4<0>, C4<0>;
L_0x7fb972d31900 .delay 1 (2,2,2) L_0x7fb972d31900/d;
v0x7fb972d001c0_0 .net "A0", 0 0, v0x7fb972d2fa80_0;  1 drivers
v0x7fb972d2e7f0_0 .net "A1", 0 0, v0x7fb972d2fb40_0;  1 drivers
v0x7fb972d2e890_0 .net "A2", 0 0, v0x7fb972d2fbd0_0;  1 drivers
v0x7fb972d2e920_0 .net "A3", 0 0, v0x7fb972d2fc60_0;  1 drivers
v0x7fb972d2e9c0_0 .net "A4", 0 0, v0x7fb972d2fcf0_0;  1 drivers
v0x7fb972d2eaa0_0 .net "B0", 0 0, v0x7fb972d2fdc0_0;  1 drivers
v0x7fb972d2eb40_0 .net "B1", 0 0, v0x7fb972d2fe70_0;  1 drivers
v0x7fb972d2ebe0_0 .net "B2", 0 0, v0x7fb972d2ff20_0;  1 drivers
v0x7fb972d2ec80_0 .net "B3", 0 0, v0x7fb972d2ffd0_0;  1 drivers
v0x7fb972d2ed90_0 .net "B4", 0 0, v0x7fb972d30100_0;  1 drivers
v0x7fb972d2ee20_0 .net "C0", 0 0, L_0x7fb972d30980;  alias, 1 drivers
v0x7fb972d2eec0_0 .net "C1", 0 0, L_0x7fb972d30e40;  alias, 1 drivers
v0x7fb972d2ef60_0 .net "C2", 0 0, L_0x7fb972d31350;  alias, 1 drivers
v0x7fb972d2f000_0 .net "C3", 0 0, L_0x7fb972d31740;  alias, 1 drivers
v0x7fb972d2f0a0_0 .net "C4", 0 0, L_0x7fb972d31900;  alias, 1 drivers
v0x7fb972d2f140_0 .net "S", 0 0, v0x7fb972d304c0_0;  1 drivers
v0x7fb972d2f1e0_0 .net "SandB0", 0 0, L_0x7fb972d30840;  1 drivers
v0x7fb972d2f370_0 .net "SandB1", 0 0, L_0x7fb972d30cb0;  1 drivers
v0x7fb972d2f400_0 .net "SandB2", 0 0, L_0x7fb972d311c0;  1 drivers
v0x7fb972d2f490_0 .net "SandB3", 0 0, L_0x7fb972d31660;  1 drivers
v0x7fb972d2f520_0 .net "SandB4", 0 0, L_0x7fb972d31a80;  1 drivers
v0x7fb972d2f5c0_0 .net "notS", 0 0, L_0x7fb972d30570;  1 drivers
v0x7fb972d2f660_0 .net "notSandA0", 0 0, L_0x7fb972d30680;  1 drivers
v0x7fb972d2f700_0 .net "notSandA1", 0 0, L_0x7fb972d30b40;  1 drivers
v0x7fb972d2f7a0_0 .net "notSandA2", 0 0, L_0x7fb972d31040;  1 drivers
v0x7fb972d2f840_0 .net "notSandA3", 0 0, L_0x7fb972d314c0;  1 drivers
v0x7fb972d2f8e0_0 .net "notSandA4", 0 0, L_0x7fb972d31970;  1 drivers
    .scope S_0x7fb972d00060;
T_0 ;
    %vpi_call 2 10 "$display", "5-bit 2x1 Multiplexer" {0 0 0};
    %vpi_call 2 11 "$display", "test 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d304c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ffd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d30100_0, 0;
    %delay 7, 0;
    %vpi_call 2 24 "$display", "S = %d, A0 = %d, B0 = %d, C0 = %d", v0x7fb972d304c0_0, v0x7fb972d2fa80_0, v0x7fb972d2fdc0_0, v0x7fb972d30190_0 {0 0 0};
    %vpi_call 2 25 "$display", "S = %d, A1 = %d, B1 = %d, C1 = %d", v0x7fb972d304c0_0, v0x7fb972d2fb40_0, v0x7fb972d2fe70_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 26 "$display", "S = %d, A2 = %d, B2 = %d, C2 = %d", v0x7fb972d304c0_0, v0x7fb972d2fbd0_0, v0x7fb972d2ff20_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 27 "$display", "S = %d, A3 = %d, B3 = %d, C3 = %d", v0x7fb972d304c0_0, v0x7fb972d2fc60_0, v0x7fb972d2ffd0_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 28 "$display", "S = %d, A4 = %d, B4 = %d, C4 = %d", v0x7fb972d304c0_0, v0x7fb972d2fcf0_0, v0x7fb972d30100_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 30 "$display", "test 2" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d304c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ffd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d30100_0, 0;
    %delay 7, 0;
    %vpi_call 2 43 "$display", "S = %d, A0 = %d, B0 = %d, C0 = %d", v0x7fb972d304c0_0, v0x7fb972d2fa80_0, v0x7fb972d2fdc0_0, v0x7fb972d30190_0 {0 0 0};
    %vpi_call 2 44 "$display", "S = %d, A1 = %d, B1 = %d, C1 = %d", v0x7fb972d304c0_0, v0x7fb972d2fb40_0, v0x7fb972d2fe70_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 45 "$display", "S = %d, A2 = %d, B2 = %d, C2 = %d", v0x7fb972d304c0_0, v0x7fb972d2fbd0_0, v0x7fb972d2ff20_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 46 "$display", "S = %d, A3 = %d, B3 = %d, C3 = %d", v0x7fb972d304c0_0, v0x7fb972d2fc60_0, v0x7fb972d2ffd0_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 47 "$display", "S = %d, A4 = %d, B4 = %d, C4 = %d", v0x7fb972d304c0_0, v0x7fb972d2fcf0_0, v0x7fb972d30100_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 49 "$display", "test 3" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d304c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ff20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ffd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d30100_0, 0;
    %delay 7, 0;
    %vpi_call 2 62 "$display", "S = %d, A0 = %d, B0 = %d, C0 = %d", v0x7fb972d304c0_0, v0x7fb972d2fa80_0, v0x7fb972d2fdc0_0, v0x7fb972d30190_0 {0 0 0};
    %vpi_call 2 63 "$display", "S = %d, A1 = %d, B1 = %d, C1 = %d", v0x7fb972d304c0_0, v0x7fb972d2fb40_0, v0x7fb972d2fe70_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 64 "$display", "S = %d, A2 = %d, B2 = %d, C2 = %d", v0x7fb972d304c0_0, v0x7fb972d2fbd0_0, v0x7fb972d2ff20_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 65 "$display", "S = %d, A3 = %d, B3 = %d, C3 = %d", v0x7fb972d304c0_0, v0x7fb972d2fc60_0, v0x7fb972d2ffd0_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 66 "$display", "S = %d, A4 = %d, B4 = %d, C4 = %d", v0x7fb972d304c0_0, v0x7fb972d2fcf0_0, v0x7fb972d30100_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 68 "$display", "test 4" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d304c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ff20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2ffd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d30100_0, 0;
    %delay 7, 0;
    %vpi_call 2 81 "$display", "S = %d, A0 = %d, B0 = %d, C0 = %d", v0x7fb972d304c0_0, v0x7fb972d2fa80_0, v0x7fb972d2fdc0_0, v0x7fb972d30190_0 {0 0 0};
    %vpi_call 2 82 "$display", "S = %d, A1 = %d, B1 = %d, C1 = %d", v0x7fb972d304c0_0, v0x7fb972d2fb40_0, v0x7fb972d2fe70_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 83 "$display", "S = %d, A2 = %d, B2 = %d, C2 = %d", v0x7fb972d304c0_0, v0x7fb972d2fbd0_0, v0x7fb972d2ff20_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 84 "$display", "S = %d, A3 = %d, B3 = %d, C3 = %d", v0x7fb972d304c0_0, v0x7fb972d2fc60_0, v0x7fb972d2ffd0_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 85 "$display", "S = %d, A4 = %d, B4 = %d, C4 = %d", v0x7fb972d304c0_0, v0x7fb972d2fcf0_0, v0x7fb972d30100_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 87 "$display", "test 5" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d304c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fe70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2fbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2ff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d2ffd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb972d2fcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb972d30100_0, 0;
    %delay 7, 0;
    %vpi_call 2 100 "$display", "S = %d, A0 = %d, B0 = %d, C0 = %d", v0x7fb972d304c0_0, v0x7fb972d2fa80_0, v0x7fb972d2fdc0_0, v0x7fb972d30190_0 {0 0 0};
    %vpi_call 2 101 "$display", "S = %d, A1 = %d, B1 = %d, C1 = %d", v0x7fb972d304c0_0, v0x7fb972d2fb40_0, v0x7fb972d2fe70_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 102 "$display", "S = %d, A2 = %d, B2 = %d, C2 = %d", v0x7fb972d304c0_0, v0x7fb972d2fbd0_0, v0x7fb972d2ff20_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 103 "$display", "S = %d, A3 = %d, B3 = %d, C3 = %d", v0x7fb972d304c0_0, v0x7fb972d2fc60_0, v0x7fb972d2ffd0_0, v0x7fb972d30220_0 {0 0 0};
    %vpi_call 2 104 "$display", "S = %d, A4 = %d, B4 = %d, C4 = %d", v0x7fb972d304c0_0, v0x7fb972d2fcf0_0, v0x7fb972d30100_0, v0x7fb972d30220_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "5_bit_2x1multiplexer_test.v";
    "5_bit_2x1multiplexer.v";
