INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/CPU_test.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_Ex/ALU_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_ID/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2458] undeclared symbol Half_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_CPU.v:440]
INFO: [VRFC 10-2458] undeclared symbol Byte_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_CPU.v:441]
INFO: [VRFC 10-2458] undeclared symbol Sign_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_CPU.v:442]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_Ex/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_ID/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_IF/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_IF/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_ID/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/Pipeline_ID/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/pipeline_perfect/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CPU_test/CPU_test.srcs/sim_1/new/SCPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_tb
