SPI Master and Slave (Verilog)
ðŸ“Œ Overview

This project implements a Serial Peripheral Interface (SPI) in SystemVerilog, including both Master and Slave modules.

SPI is a full-duplex, synchronous communication protocol widely used to connect microcontrollers, sensors, and peripherals.
This project is designed and tested on EDA Playground.

ðŸ”§ Features

âœ… SPI Master â€“ generates clock (SCLK), chip select (CS), and serial data (MOSI).

âœ… SPI Slave â€“ receives data from MOSI and sends response via MISO.

âœ… Full-Duplex Communication â€“ data is exchanged on every clock cycle.

âœ… Parameterizable CPOL/CPHA â€“ supports SPI mode configuration.

âœ… Loopback Test â€“ verifies correct data exchange between master and slave.
