{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522182901369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522182901373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 16:35:01 2018 " "Processing started: Tue Mar 27 16:35:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522182901373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182901373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cscb58project -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off cscb58project -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182901373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1522182901779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "modules/segment_decoder.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/modules/segment_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ratedivider_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ratedivider_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ratedivider_28bit " "Found entity 1: ratedivider_28bit" {  } { { "modules/ratedivider_28bit.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/modules/ratedivider_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "imageprocessor.v(38) " "Verilog HDL information at imageprocessor.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "modules/imageprocessor.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/modules/imageprocessor.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522182909457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/imageprocessor.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/imageprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 imageprocessor " "Found entity 1: imageprocessor" {  } { { "modules/imageprocessor.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/modules/imageprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909459 ""} { "Info" "ISGN_ENTITY_NAME" "2 painter " "Found entity 2: painter" {  } { { "modules/imageprocessor.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/modules/imageprocessor.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "audio/I2C_Controller.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "audio/avconf.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Audio_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Audio_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio/Audio_Controller.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Audio_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Audio_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio/Audio_Clock.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Clock_Edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Clock_Edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "audio/Altera_UP_Clock_Edge.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Audio_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Audio_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Audio_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Audio_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/Altera_UP_Audio_Bit_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/Altera_UP_Audio_Bit_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/audio/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga/vga_pll.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/vga/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga/vga_controller.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/vga/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga/vga_address_translator.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/vga/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/vga/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909533 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(167) " "Verilog HDL Module Instantiation warning at main.v(167): ignored dangling comma in List of Port Connections" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 167 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522182909538 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(195) " "Verilog HDL information at main.v(195): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 195 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522182909538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522182909539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn main.v(119) " "Verilog HDL Implicit Net warning at main.v(119): created implicit net for \"resetn\"" {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522182909539 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW main.v(4) " "Verilog HDL error at main.v(4): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1522182909542 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW main.v(96) " "Verilog HDL error at main.v(96): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1522182909542 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW main.v(121) " "Verilog HDL error at main.v(121): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "/courses/courses/cscb58w18/gebotysb/cscb58project/main.v" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1522182909543 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522182909733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 27 16:35:09 2018 " "Processing ended: Tue Mar 27 16:35:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522182909733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522182909733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522182909733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909733 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522182909854 ""}
