#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Oct  7 16:59:18 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Oct  7 17:11:24 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/control.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/control.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/control.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/instr_mem.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/instr_mem.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 3)] Analyzing module instr_mem (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/instr_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Analyzing module data_mem (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 24)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Analyzing module seg_decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v(line number: 3)] Analyzing module key_d (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.650s wall, 0.000s user + 0.047s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Elaborating module top
I: Module instance {top} parameter value:
    CLK_FREQ = 32'b00000101111101011110000100000000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 33)] Elaborating instance ctrl
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 42)] Elaborating instance ss
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
I: Module instance {top.ss} parameter value:
    CLK_FREQ = 28'b0101111101011110000100000000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 24)] Elaborating instance uu_seg_decoder
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Elaborating module seg_decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 56)] Elaborating instance u_instr_mem
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 3)] Elaborating module instr_mem
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 64)] Elaborating instance u_data_mem
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Elaborating module data_mem
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 74)] Elaborating instance u_key_d
I: Verilog-0003: [F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v(line number: 3)] Elaborating module key_d
I: Module instance {top.u_key_d} parameter value:
    CLK_FREQ = 32'b00000101111101011110000100000000
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.000s user + 0.016s system = 0.016s CPU (87.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 22)] Latch is generated for signal num, possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 62)] Latch is generated for signal count_limit, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.073s wall, 0.031s user + 0.016s system = 0.047s CPU (64.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N11 (bmsWIDEMUX).
I: Constant propagation done on N21 (bmsWIDEMUX).
I: Constant propagation done on N33 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N126 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct  7 17:11:27 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct  7 17:11:27 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 114)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 122)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 130)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 138)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 146)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 154)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 162)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:ss/N136' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ss/N132' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.023s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Public-4008: Instance 'ss/count_limit[1]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/count_limit[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.078s wall, 0.031s user + 0.000s system = 0.031s CPU (40.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.310s wall, 0.203s user + 0.000s system = 0.203s CPU (65.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.109s wall, 0.062s user + 0.016s system = 0.078s CPU (71.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (119.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF_C                    72 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                     1 use
GTP_DFF_PE                    8 uses
GTP_DLATCH                    6 uses
GTP_DRM18K_E1                 2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      3 uses
GTP_LUT2                     10 uses
GTP_LUT4                      4 uses
GTP_LUT5                     26 uses
GTP_LUT6                     40 uses
GTP_LUT6CARRY                61 uses
GTP_LUT6D                    17 uses

I/O ports: 37
GTP_INBUF                   5 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 161 of 35800 (0.45%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 161
Total Registers: 97 of 71600 (0.14%)
Total Latches: 6

DRM36K/FIFO:
Total DRM = 1.0 of 85 (1.18%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 37 of 209 (17.70%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 73
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                73
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                24
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              6
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/count_limit[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/count_limit[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Oct  7 17:11:37 2024
Action synthesize: Peak memory pool usage is 284 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
