package InitialBlock;

use strict;
use warnings;
use utf8;

our $initial_block_count = 0;
our @initial_block_arr = ();
our $delay_val_cnt;

sub initial_block {
    my ($line_no) = @_;
    my $expect_end = 0;
    my $end_occurred=0;
    $delay_val_cnt = 0;
    $InitialBlockIf::initial_if_count = 0;
    
    my $line1 = $VerilogParser::verilog_file[$line_no];
    if ($line1 =~ s/initial//){
        while ($line1 =~ /^$/) {
            
            $line_no = $line_no+1;
            if ($line_no > $VerilogParser::max_line) {
                die "Max line reached at check_module";
            }
            $line1 .= $VerilogParser::verilog_file[$line_no];
            chomp($line1);
            $line1 =~ s/\s*//g;
        }
        $line1 =~ s/\s*//g;
        if ($line1 =~ /^begin/) {
           $expect_end=1;
           $line1 =~ s/begin//;
        }
        @initial_block_arr = ();
        push @initial_block_arr, $initial_block_count;
        push @initial_block_arr, "!";
       
        my $json_var = $JsonOutput::module_json{$VerilogParser::module_name};
        my $arr_cnt = scalar @initial_block_arr;
        my $arr_trk=0;
        my $statement_type;
        my $statement_count;
        my $json_statement;
        while ($arr_trk < $arr_cnt) {
            $statement_type = $initial_block_arr[$arr_trk+1];
            $statement_count = $initial_block_arr[$arr_trk];
            $arr_trk= $arr_trk+2;
            
            
            if ($statement_type eq "!") {
                $json_statement = ${statement_count}."_आद्यारम्भाङ्गम्";
                $json_var->{$json_statement} //= {};
                $json_var = $json_var->{$json_statement};
            } elsif ($statement_type eq "-") {
                $json_statement = ${statement_count}."_विलम्बाङ्गम्";
                $json_var->{$json_statement} //= {};
                $json_var = $json_var->{$json_statement};            
            } elsif ($statement_type eq "_") {
                $json_statement = ${statement_count}."_यद्यङ्गम्";
                $json_var->{$json_statement} //= {};
                $json_var = $json_var->{$json_statement};
            } elsif ($statement_type eq "#") {
                $json_statement = ${statement_count}."_अन्यथायद्यङ्गम्";
                $json_var->{$json_statement} //= {};
                $json_var = $json_var->{$json_statement};
            } elsif ($statement_type eq "&") {
                $json_statement = ${statement_count}."_अन्यथाङ्गम्";
                $json_var->{$json_statement} //= {};
                $json_var = $json_var->{$json_statement};                
            }
        }
        $json_var->{"प्रकारः"} = "आद्यारम्भाङ्गम्";
        $json_var->{"क्रमः"} = $VerilogParser::statement_order;
        $initial_block_count = $initial_block_count+1;
        $VerilogParser::statement_order = $VerilogParser::statement_order+1;
        while (1) {
            while ($line1 =~ /^$/) {
                $line_no = $line_no+1;
                if ($line_no > $VerilogParser::max_line) {
                    die "Max line reached at initial_block";
                }
                $line1 .= $VerilogParser::verilog_file[$line_no];
                chomp($line1);
                
                $line1 =~ s/\s*//g;
                
            }
            if ($line1 =~ /^if/) { #Check for IF loop
    
                $line_no = InitialBlockIf::initial_block_if ($line1, $line_no);
                $line1 = "";
    
                if ($expect_end == 0) {
                    $end_occurred = 1;
                }
    
            #Check for END    
            } elsif ($line1 =~ /^end$/) {
                if ($expect_end == 1) {
                    $end_occurred = 1;
                } else {
                    die "Extra end present";
                    $end_occurred =1;
                }
            } elsif ($line1 =~ /^#(\d+)/) {
                my $delay_val = $1;
                my $last_val = pop @initial_block_arr;
                if ($last_val eq '-') {
                    pop @initial_block_arr;
                } else {
                    push @initial_block_arr, $last_val;
                }
                push @initial_block_arr, $delay_val_cnt;
                push @initial_block_arr, "-";
                my $stt = ${delay_val_cnt}."_विलम्बाङ्गम्";
                $json_var->{$stt} //= {}; 
                $json_var = $json_var->{$stt} ;
                $json_var->{"क्रमः"} = $VerilogParser::statement_order;
                $VerilogParser::statement_order = $VerilogParser::statement_order+1;
                $delay_val_cnt = $delay_val_cnt+1;
                $json_var->{"प्रकारः"} = "विलम्बाङ्गम्";
                $json_var->{"विलम्बः"} = $delay_val;
                $line1 =~ s/\#${delay_val}//;
            
            } elsif ($line1 =~ /([a-zA-Z_]+)=/) { #Check for Statement
                my $var_name = $1;
                chomp($line1);
                my $statement;
                my @statement_temp = CheckExpr::create_postfix($line1);
                #$statement = CheckExprInitialBlock::आद्याङ्गवाक्यम्(@statement_temp);
                $statement = join(" ",@statement_temp);
                my $stt = ${VerilogParser::statement_line}."_वाक्यम्";
                $json_var->{$stt} //= {};
                $json_var->{$stt}->{"प्रकारः"} = "वाक्यम्";
                $json_var->{$stt}->{"वाक्यम्"} = $statement;
                $json_var->{$stt}->{"क्रमः"} = $VerilogParser::statement_order;
                $VerilogParser::statement_order = $VerilogParser::statement_order+1;
                $line_no = $line_no+1;
                $line1 = "";
                $VerilogParser::statement_line = $VerilogParser::statement_line+1;
                if ($expect_end == 0) {
                    $end_occurred = 1;
                }
            } elsif ($line1 =~ /^\$/){

                if ($line1 =~ /\$finish/) {
                my $stt = ${VerilogParser::statement_line}."_वाक्यम्";
                $json_var->{$stt} //= {};
                $json_var->{$stt}->{"प्रकारः"} = "समापनम्";
                $json_var->{$stt}->{"क्रमः"} = $VerilogParser::statement_order;
                $VerilogParser::statement_order = $VerilogParser::statement_order+1;
                $line_no = $line_no+1;

                $line1 =~ s/\$finish//;
                
                while ($line1 =~ /^$/) {
                    $line_no = $line_no+1;
                    if ($line_no > $VerilogParser::max_line) {
                        die "Max line reached at initial_block";
                    }
                    $line1 .= $VerilogParser::verilog_file[$line_no];
                    chomp($line1);
                    
                    $line1 =~ s/\s*//g;
                }
                if ($line1 =~ /;/) {
                    $line1 =~ s/;//;
                    
                } else {
                    die "Semicolon missing at end of \$finish statement";
                }

            } elsif ($line1 =~ /\$display/) {
                $line1 = $VerilogParser::verilog_file[$line_no];
                while ($line1 !~ /;/) {
                    $line_no = $line_no+1;
                    if ($line_no > $VerilogParser::max_line) {
                        die "Max line reached at initial_block";
                    }
                    $line1 .= $VerilogParser::verilog_file[$line_no];
                    chomp($line1);
                    
                }
                if ($line1 =~ /;/) {
                    $line1 =~ s/;//;
                    
                } else {
                    print "Semicolon missing at end of \$display statement";
                }
                my $main_text;
                my $var_list;
                if ($line1 =~ /display\s*\(\s*\"((?:\\.|[^"\\])*)"(.*?)\)$/) {

                    $main_text = $1;
                    $var_list = $2;
                } else {
                    die " Print statement format is not correct";
                }
                $var_list =~ s/\s*//g;
                $main_text =~ s/%(\d*[ubohctsd])/<<%$1<</g;
                my @text_parts = split /<</, $main_text;
                my @var_parts = split /,/,$var_list;
                my $part_no=1;
                my $total_text_parts = scalar @text_parts;
                my $total_var_parts = scalar @var_parts;
                my $print_statement = "std::cout <<";
                if((($total_text_parts)/2)+1 == $total_var_parts) {
                    foreach my $j (@text_parts) {
                        if ($j =~ /%(\d*)([ubohctsd])/) {
                            my $resolution = $1;
                            my $conversion = $2;
                            if ($resolution eq "") {
                                $resolution = 0;
                            }
                            if ($conversion =~ /d/) {
                                if ($JsonOutput::module_json{$VerilogParser::module_name}{$var_parts[$part_no]}{"प्रकारः"} eq "तारः") {
                                   
                                   $print_statement = $print_statement.CheckExprInitialBlock::दशमाननिर्गमः ($var_parts[$part_no])."<<";
                                } else {
                                    die "Bare word $var_parts[$part_no] couldnot be identified in initial block";
                                }
                            }
                            $part_no++;
                        } else {
                            $print_statement = $print_statement.'"'.$j.'"'."<<";
                        }
                    }
                
                    $print_statement = $print_statement."endl;";
                    
                    while ($line1 =~ /^$/) {
                        $line_no = $line_no+1;
                        if ($line_no > $VerilogParser::max_line) {
                            die "Max line reached at initial_block";
                        }
                        $line1 .= $VerilogParser::verilog_file[$line_no];
                        chomp($line1);
                        
                        $line1 =~ s/\s*//g;
                    }


                } else {
                    die "Error in print statement, Format specifier and variables donot match";
                }
                my $stt = ${VerilogParser::statement_line}."_वाक्यम्";
                $json_var->{$stt} //= {};
                $json_var->{$stt}->{"प्रकारः"} = "मुद्रणम्";
                $json_var->{$stt}->{"क्रमः"} = $VerilogParser::statement_order;
                $json_var->{$stt}->{"वाक्यम्"} = $print_statement; 
                $VerilogParser::statement_order = $VerilogParser::statement_order+1;
                $line_no = $line_no+1;

                $line1 = "";
                
                $VerilogParser::statement_line = $VerilogParser::statement_line+1;                           
                } else {
                    die " Unsupported system tasks";
                }
            
            } elsif ($line1 =~ /endmodule|always/) {
                die "Missing end at $line_no with line $line1";
            } else {
                die "Error occured $line1";
            }
           
            if ($end_occurred == 1) {
                last;
           }
        }

    } else {
        die "Error in $line_no from initial block";
    } 

    return $line_no;

    
}
1;
