<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Varun's Verilog</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/verilog.css">
    </head>
    <body>
        <div id="container--main">
            <a href="index.html">&#x2190; Go Back</a>
            <h1> VERILOG </h1>
            <p>Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction.</p>
            <section id="wrapper--hero" class="section--page">

                <div>
                    <h2> Hardware Descriptive Language:</h2>

                    <ul>
                        <li>Classical designs uses manual method to design the digital circuits.</li>
                        <li>By  manual method million transistor design cannot be designed.</li>
                        <li>HDL describes the hardware of digital System in textual form.</li>
                        <li>Working circuit can be easily synthesized.</li>
                        <li>HDL acts as an platform for several tools.</li>
                    </ul>
                    
                    <h2>Net-list:</h2>
                    <ul>
                        <li>‚úèA netlist is a description of the connectivity of an electronic circuit. 
                        In its simplest form, a netlist consists of a list of the electronic components 
                        in a circuit and a list of the nodes they are connected to a network is a collection of two or more interconnected components.</li>
                    </ul>
                    <h2>Synthesis: </h2>

                    <ul>
                        <li>‚úèThe code written by us provides the netlist, the physical connections bewtween the electronic components. 
                            The Synthesis can be automatically done by HDL.
                        </li>
                    </ul>
                    <h2>HDL Platform Toolsüõ†Ô∏è:</h2>
                        <ul id="qualifications--list">
                            <li>‚ö° Design Entry.</li>
                            <li>‚ö° Design Verification.</li>
                            <li>‚ö° Test Generations.</li>
                            <li>‚ö° Synthesis.</li>
                            <li>‚ö° Timing and fault analysis.</li>
                        </ul>
                </div>  
            </section>
            <section class="section--page">
                <h2>Basic VLSI Design FlowüîÉ</h2>
                <div id="wrapper--techstack__items">
                    <div class="card--tehstack"><span>
                        <ul id="qualifications--list">
                            <div class="line-break"></div>
                            <li><strong>Behavioural</strong> (Simulate & Verify) &#x2192; Architectural feature</li>
                            <li><span style='font-size:30px;'>&#8595;</span></li>
                            <li><strong>Register Transfer Logic</strong> (Simulate & Verify) &#x2192; State machine and Sequential circuit</li>
                            <li><span style='font-size:30px;'>&#8595;</span></li>
                            <li><strong>Synthesis</strong>(Simulate & Verify) &#x2192; Netlist of hardware component</li>
                            <li><span style='font-size:30px;'>&#8595;</span></li>
                            <li><strong>Logic Design</strong>(Simulate & Verify) &#x2192; Gate level</li>
                            <li><span style='font-size:30px;'>&#8595;</span></li>
                            <li><strong>Circuit Deisgn </strong>(Simulate & Verify) &#x2192; Transistor level</li>
                            <li><span style='font-size:30px;'>&#8595;</span></li>
                            <li><strong>Physical Deisgn</strong> (Final Check)</li>
                            <li><span style='font-size:30px;'>&#8595;</span></li>
                            <li>Tape Out</li>
                            <li><div class="line-break"></div></li>
                        </ul></span></div>
                </div>  
            </section>

            <section class="section--page">
                <div id="wrapper--techstack__items">
                    <div class="card--techstack"><span>
                        <ul>
                            <li>Synthesis can be carried out using Field programmable Gate Array's (FPGA) or Application Specific Integrated Circuit (ASIC).</li>
                            <li>FPGA provides programmability to implement any possible design.</li>
                            <li>FPGA are relatively cost effective and design flow is simple, but FPGA's are not optimized.</li>
                            <li>Less energy efficient, but performance is lower than ASIC.</li>
                            <li>ASIC are designed for Specific Application.</li>
                            <li>ASIC Design flow is complex and higher initial production cost.</li>
                            <li>ASIC are highly optimized and energy efficient.</li>
                            <li>ASIC are more likely for mass production.</li>
                        </ul></span></div>
                </div>
            </section>
            
            <h2>Logic Values:</h2>
                    <ul>
                        <li><strong>0</strong>: zero, logic low, false,etc.</li>
                        <li><strong>1</strong>: one, logic high, power.</li>
                        <li><strong>x</strong>: unknown.</li>
                        <li><strong>z</strong>: high impedance.</li>
                    </ul>
        <section>
        <h2>Number representation in Verilog:</h2>
                <strong>Declaration: </br>&lt;size&gt; &lt;radix&gt; &lt;value&gt = </strong>
                    <p><strong>&lt;size&gt;</strong> = No.of Bits </p>
                    <p><strong>&lt;radix&gt;</strong> = Number Representation </p>
                    <p><strong>&lt;value&gt;</strong> = Consecutive value - O to f, x, z</p>
                    <ul>
                        <li>Binary      -> b (or) B</li>
                        <li>Octal       -> o (or) O</li>
                        <li>Decimal     -> d (or) D</li>
                        <li>HexaDecimal -> h (or) H</li>
                    </ul>
                    <p>Ex1: 4'b 0101</p>
                    <p>Ex2: 8'h 0101xxxx</p>
                    <p>Ex3: 12'o 3zx7 = 011 zzz xxx 111</p>
        </section>
            <a href="index.html">&#x2190; Home </a>
            <a href="verilog2.html"> Next page&#x2192;</a>

            <p><strong>NOTE: This web page is designed to provide way to learn complete Verilog System Design, in case of any error in data kindly contact through mail:   Srivarunreddyv@gmail.com</strong></p>
            

        </div>
    </body>
</html>