   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB112:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 5 Port 7 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->OMR = 0U<< 7;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle0
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle0
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle0
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 1B6C     		ldr	r3, [r3, #64]
  54 002a 23F0E043 		bic	r3, r3, #1879048192
  55 002e 1364     		str	r3, [r2, #64]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle0
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle0
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle0
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 1B6C     		ldr	r3, [r3, #64]
  64 0046 43F08043 		orr	r3, r3, #1073741824
  65 004a 1364     		str	r3, [r2, #64]
 139:../Dave/Generated/src/IO004/IO004.c ****                                           PORT5_PDR0_PD7_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
  66              		.loc 1 140 0
  67 004c 40F20003 		movw	r3, #:lower16:IO004_Handle0
  68 0050 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  69 0054 5A68     		ldr	r2, [r3, #4]
  70 0056 40F20003 		movw	r3, #:lower16:IO004_Handle0
  71 005a C0F20003 		movt	r3, #:upper16:IO004_Handle0
  72 005e 5B68     		ldr	r3, [r3, #4]
  73 0060 5B69     		ldr	r3, [r3, #20]
  74 0062 43F08043 		orr	r3, r3, #1073741824
  75 0066 5361     		str	r3, [r2, #20]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 15 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 15;
  76              		.loc 1 143 0
  77 0068 40F20003 		movw	r3, #:lower16:IO004_Handle1
  78 006c C0F20003 		movt	r3, #:upper16:IO004_Handle1
  79 0070 5B68     		ldr	r3, [r3, #4]
  80 0072 4FF00002 		mov	r2, #0
  81 0076 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
  82              		.loc 1 145 0
  83 0078 40F20003 		movw	r3, #:lower16:IO004_Handle1
  84 007c C0F20003 		movt	r3, #:upper16:IO004_Handle1
  85 0080 5A68     		ldr	r2, [r3, #4]
  86 0082 40F20003 		movw	r3, #:lower16:IO004_Handle1
  87 0086 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  88 008a 5B68     		ldr	r3, [r3, #4]
  89 008c 5B6C     		ldr	r3, [r3, #68]
  90 008e 23F0E043 		bic	r3, r3, #1879048192
  91 0092 5364     		str	r3, [r2, #68]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
  92              		.loc 1 146 0
  93 0094 40F20003 		movw	r3, #:lower16:IO004_Handle1
  94 0098 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  95 009c 5A68     		ldr	r2, [r3, #4]
  96 009e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  97 00a2 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  98 00a6 5B68     		ldr	r3, [r3, #4]
  99 00a8 5B6C     		ldr	r3, [r3, #68]
 100 00aa 43F08043 		orr	r3, r3, #1073741824
 101 00ae 5364     		str	r3, [r2, #68]
 147:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD15_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 102              		.loc 1 148 0
 103 00b0 40F20003 		movw	r3, #:lower16:IO004_Handle1
 104 00b4 C0F20003 		movt	r3, #:upper16:IO004_Handle1
 105 00b8 5A68     		ldr	r2, [r3, #4]
 106 00ba 40F20003 		movw	r3, #:lower16:IO004_Handle1
 107 00be C0F20003 		movt	r3, #:upper16:IO004_Handle1
 108 00c2 5B68     		ldr	r3, [r3, #4]
 109 00c4 DB69     		ldr	r3, [r3, #28]
 110 00c6 D361     		str	r3, [r2, #28]
 149:../Dave/Generated/src/IO004/IO004.c **** 
 150:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 13 based on User configuration */
 151:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->OMR = 0U<< 13;
 111              		.loc 1 151 0
 112 00c8 40F20003 		movw	r3, #:lower16:IO004_Handle2
 113 00cc C0F20003 		movt	r3, #:upper16:IO004_Handle2
 114 00d0 5B68     		ldr	r3, [r3, #4]
 115 00d2 4FF00002 		mov	r2, #0
 116 00d6 5A60     		str	r2, [r3, #4]
 152:../Dave/Generated/src/IO004/IO004.c ****   
 153:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 117              		.loc 1 153 0
 118 00d8 40F20003 		movw	r3, #:lower16:IO004_Handle2
 119 00dc C0F20003 		movt	r3, #:upper16:IO004_Handle2
 120 00e0 5A68     		ldr	r2, [r3, #4]
 121 00e2 40F20003 		movw	r3, #:lower16:IO004_Handle2
 122 00e6 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 123 00ea 5B68     		ldr	r3, [r3, #4]
 124 00ec 5B6C     		ldr	r3, [r3, #68]
 125 00ee 23F4E003 		bic	r3, r3, #7340032
 126 00f2 5364     		str	r3, [r2, #68]
 154:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 127              		.loc 1 154 0
 128 00f4 40F20003 		movw	r3, #:lower16:IO004_Handle2
 129 00f8 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 130 00fc 5A68     		ldr	r2, [r3, #4]
 131 00fe 40F20003 		movw	r3, #:lower16:IO004_Handle2
 132 0102 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 133 0106 5B68     		ldr	r3, [r3, #4]
 134 0108 5B6C     		ldr	r3, [r3, #68]
 135 010a 43F48003 		orr	r3, r3, #4194304
 136 010e 5364     		str	r3, [r2, #68]
 155:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD13_Msk);
 156:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);   
 137              		.loc 1 156 0
 138 0110 40F20003 		movw	r3, #:lower16:IO004_Handle2
 139 0114 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 140 0118 5A68     		ldr	r2, [r3, #4]
 141 011a 40F20003 		movw	r3, #:lower16:IO004_Handle2
 142 011e C0F20003 		movt	r3, #:upper16:IO004_Handle2
 143 0122 5B68     		ldr	r3, [r3, #4]
 144 0124 DB69     		ldr	r3, [r3, #28]
 145 0126 D361     		str	r3, [r2, #28]
 157:../Dave/Generated/src/IO004/IO004.c **** 
 158:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 0 based on User configuration */
 159:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle3.PortRegs->OMR = 0U<< 0;
 146              		.loc 1 159 0
 147 0128 40F20003 		movw	r3, #:lower16:IO004_Handle3
 148 012c C0F20003 		movt	r3, #:upper16:IO004_Handle3
 149 0130 5B68     		ldr	r3, [r3, #4]
 150 0132 4FF00002 		mov	r2, #0
 151 0136 5A60     		str	r2, [r3, #4]
 160:../Dave/Generated/src/IO004/IO004.c ****   
 161:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle3.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 152              		.loc 1 161 0
 153 0138 40F20003 		movw	r3, #:lower16:IO004_Handle3
 154 013c C0F20003 		movt	r3, #:upper16:IO004_Handle3
 155 0140 5A68     		ldr	r2, [r3, #4]
 156 0142 40F20003 		movw	r3, #:lower16:IO004_Handle3
 157 0146 C0F20003 		movt	r3, #:upper16:IO004_Handle3
 158 014a 5B68     		ldr	r3, [r3, #4]
 159 014c 1B6C     		ldr	r3, [r3, #64]
 160 014e 23F00703 		bic	r3, r3, #7
 161 0152 1364     		str	r3, [r2, #64]
 162:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle3.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 162              		.loc 1 162 0
 163 0154 40F20003 		movw	r3, #:lower16:IO004_Handle3
 164 0158 C0F20003 		movt	r3, #:upper16:IO004_Handle3
 165 015c 5A68     		ldr	r2, [r3, #4]
 166 015e 40F20003 		movw	r3, #:lower16:IO004_Handle3
 167 0162 C0F20003 		movt	r3, #:upper16:IO004_Handle3
 168 0166 5B68     		ldr	r3, [r3, #4]
 169 0168 1B6C     		ldr	r3, [r3, #64]
 170 016a 43F00403 		orr	r3, r3, #4
 171 016e 1364     		str	r3, [r2, #64]
 163:../Dave/Generated/src/IO004/IO004.c ****                                           PORT1_PDR0_PD0_Msk);
 164:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle3.PortRegs->IOCR0 |= (0U << 3);
 172              		.loc 1 164 0
 173 0170 40F20003 		movw	r3, #:lower16:IO004_Handle3
 174 0174 C0F20003 		movt	r3, #:upper16:IO004_Handle3
 175 0178 5A68     		ldr	r2, [r3, #4]
 176 017a 40F20003 		movw	r3, #:lower16:IO004_Handle3
 177 017e C0F20003 		movt	r3, #:upper16:IO004_Handle3
 178 0182 5B68     		ldr	r3, [r3, #4]
 179 0184 1B69     		ldr	r3, [r3, #16]
 180 0186 1361     		str	r3, [r2, #16]
 165:../Dave/Generated/src/IO004/IO004.c **** }
 181              		.loc 1 165 0
 182 0188 BD46     		mov	sp, r7
 183 018a 80BC     		pop	{r7}
 184 018c 7047     		bx	lr
 185              		.cfi_endproc
 186              	.LFE112:
 188 018e 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 189              		.align	2
 190              		.global	IO004_DisableOutputDriver
 191              		.thumb
 192              		.thumb_func
 194              	IO004_DisableOutputDriver:
 195              	.LFB113:
 166:../Dave/Generated/src/IO004/IO004.c **** 
 167:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 168:../Dave/Generated/src/IO004/IO004.c **** {
 196              		.loc 1 168 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 16
 199              		@ frame_needed = 1, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201 0000 80B4     		push	{r7}
 202              	.LCFI2:
 203              		.cfi_def_cfa_offset 4
 204              		.cfi_offset 7, -4
 205 0002 85B0     		sub	sp, sp, #20
 206              	.LCFI3:
 207              		.cfi_def_cfa_offset 24
 208 0004 00AF     		add	r7, sp, #0
 209              	.LCFI4:
 210              		.cfi_def_cfa_register 7
 211 0006 7860     		str	r0, [r7, #4]
 212 0008 0B46     		mov	r3, r1
 213 000a FB70     		strb	r3, [r7, #3]
 169:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 214              		.loc 1 169 0
 215 000c 7B68     		ldr	r3, [r7, #4]
 216 000e 5B78     		ldrb	r3, [r3, #1]
 217 0010 FB73     		strb	r3, [r7, #15]
 170:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 171:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 218              		.loc 1 171 0
 219 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 220 0014 032B     		cmp	r3, #3
 221 0016 23D8     		bhi	.L3
 172:../Dave/Generated/src/IO004/IO004.c ****   {
 173:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 222              		.loc 1 173 0
 223 0018 7B68     		ldr	r3, [r7, #4]
 224 001a 5B68     		ldr	r3, [r3, #4]
 225 001c 7A68     		ldr	r2, [r7, #4]
 226 001e 5268     		ldr	r2, [r2, #4]
 227 0020 1169     		ldr	r1, [r2, #16]
 228 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 229 0024 4FEAC202 		lsl	r2, r2, #3
 230 0028 02F10302 		add	r2, r2, #3
 231 002c 4FF01F00 		mov	r0, #31
 232 0030 00FA02F2 		lsl	r2, r0, r2
 233 0034 6FEA0202 		mvn	r2, r2
 234 0038 0A40     		ands	r2, r2, r1
 235 003a 1A61     		str	r2, [r3, #16]
 174:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 236              		.loc 1 174 0
 237 003c 7B68     		ldr	r3, [r7, #4]
 238 003e 5B68     		ldr	r3, [r3, #4]
 239 0040 7A68     		ldr	r2, [r7, #4]
 240 0042 5268     		ldr	r2, [r2, #4]
 241 0044 1169     		ldr	r1, [r2, #16]
 242 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 243 0048 02F01F00 		and	r0, r2, #31
 244 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 245 004e 4FEAC202 		lsl	r2, r2, #3
 246 0052 02F10302 		add	r2, r2, #3
 247 0056 00FA02F2 		lsl	r2, r0, r2
 248 005a 0A43     		orrs	r2, r2, r1
 249 005c 1A61     		str	r2, [r3, #16]
 250 005e 88E0     		b	.L2
 251              	.L3:
 175:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 252              		.loc 1 175 0
 253 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 254 0062 032B     		cmp	r3, #3
 255 0064 2AD9     		bls	.L5
 256              		.loc 1 175 0 is_stmt 0 discriminator 1
 257 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 258 0068 072B     		cmp	r3, #7
 259 006a 27D8     		bhi	.L5
 176:../Dave/Generated/src/IO004/IO004.c ****   {
 177:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 260              		.loc 1 177 0 is_stmt 1
 261 006c FB7B     		ldrb	r3, [r7, #15]
 262 006e A3F10403 		sub	r3, r3, #4
 263 0072 FB73     		strb	r3, [r7, #15]
 178:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 264              		.loc 1 178 0
 265 0074 7B68     		ldr	r3, [r7, #4]
 266 0076 5B68     		ldr	r3, [r3, #4]
 267 0078 7A68     		ldr	r2, [r7, #4]
 268 007a 5268     		ldr	r2, [r2, #4]
 269 007c 5169     		ldr	r1, [r2, #20]
 270 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 271 0080 4FEAC202 		lsl	r2, r2, #3
 272 0084 02F10302 		add	r2, r2, #3
 273 0088 4FF01F00 		mov	r0, #31
 274 008c 00FA02F2 		lsl	r2, r0, r2
 275 0090 6FEA0202 		mvn	r2, r2
 276 0094 0A40     		ands	r2, r2, r1
 277 0096 5A61     		str	r2, [r3, #20]
 179:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 278              		.loc 1 179 0
 279 0098 7B68     		ldr	r3, [r7, #4]
 280 009a 5B68     		ldr	r3, [r3, #4]
 281 009c 7A68     		ldr	r2, [r7, #4]
 282 009e 5268     		ldr	r2, [r2, #4]
 283 00a0 5169     		ldr	r1, [r2, #20]
 284 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 285 00a4 02F01F00 		and	r0, r2, #31
 286 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 287 00aa 4FEAC202 		lsl	r2, r2, #3
 288 00ae 02F10302 		add	r2, r2, #3
 289 00b2 00FA02F2 		lsl	r2, r0, r2
 290 00b6 0A43     		orrs	r2, r2, r1
 291 00b8 5A61     		str	r2, [r3, #20]
 292 00ba 5AE0     		b	.L2
 293              	.L5:
 180:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 294              		.loc 1 180 0
 295 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 296 00be 072B     		cmp	r3, #7
 297 00c0 2AD9     		bls	.L6
 298              		.loc 1 180 0 is_stmt 0 discriminator 1
 299 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 300 00c4 0B2B     		cmp	r3, #11
 301 00c6 27D8     		bhi	.L6
 181:../Dave/Generated/src/IO004/IO004.c ****   {
 182:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 302              		.loc 1 182 0 is_stmt 1
 303 00c8 FB7B     		ldrb	r3, [r7, #15]
 304 00ca A3F10803 		sub	r3, r3, #8
 305 00ce FB73     		strb	r3, [r7, #15]
 183:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 306              		.loc 1 183 0
 307 00d0 7B68     		ldr	r3, [r7, #4]
 308 00d2 5B68     		ldr	r3, [r3, #4]
 309 00d4 7A68     		ldr	r2, [r7, #4]
 310 00d6 5268     		ldr	r2, [r2, #4]
 311 00d8 9169     		ldr	r1, [r2, #24]
 312 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 313 00dc 4FEAC202 		lsl	r2, r2, #3
 314 00e0 02F10302 		add	r2, r2, #3
 315 00e4 4FF01F00 		mov	r0, #31
 316 00e8 00FA02F2 		lsl	r2, r0, r2
 317 00ec 6FEA0202 		mvn	r2, r2
 318 00f0 0A40     		ands	r2, r2, r1
 319 00f2 9A61     		str	r2, [r3, #24]
 184:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 320              		.loc 1 184 0
 321 00f4 7B68     		ldr	r3, [r7, #4]
 322 00f6 5B68     		ldr	r3, [r3, #4]
 323 00f8 7A68     		ldr	r2, [r7, #4]
 324 00fa 5268     		ldr	r2, [r2, #4]
 325 00fc 9169     		ldr	r1, [r2, #24]
 326 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 327 0100 02F01F00 		and	r0, r2, #31
 328 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 329 0106 4FEAC202 		lsl	r2, r2, #3
 330 010a 02F10302 		add	r2, r2, #3
 331 010e 00FA02F2 		lsl	r2, r0, r2
 332 0112 0A43     		orrs	r2, r2, r1
 333 0114 9A61     		str	r2, [r3, #24]
 334 0116 2CE0     		b	.L2
 335              	.L6:
 185:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 336              		.loc 1 185 0
 337 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 338 011a 0B2B     		cmp	r3, #11
 339 011c 29D9     		bls	.L2
 340              		.loc 1 185 0 is_stmt 0 discriminator 1
 341 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 342 0120 0F2B     		cmp	r3, #15
 343 0122 26D8     		bhi	.L2
 186:../Dave/Generated/src/IO004/IO004.c ****   {
 187:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 344              		.loc 1 187 0 is_stmt 1
 345 0124 FB7B     		ldrb	r3, [r7, #15]
 346 0126 A3F10C03 		sub	r3, r3, #12
 347 012a FB73     		strb	r3, [r7, #15]
 188:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 348              		.loc 1 188 0
 349 012c 7B68     		ldr	r3, [r7, #4]
 350 012e 5B68     		ldr	r3, [r3, #4]
 351 0130 7A68     		ldr	r2, [r7, #4]
 352 0132 5268     		ldr	r2, [r2, #4]
 353 0134 D169     		ldr	r1, [r2, #28]
 354 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 355 0138 4FEAC202 		lsl	r2, r2, #3
 356 013c 02F10302 		add	r2, r2, #3
 357 0140 4FF01F00 		mov	r0, #31
 358 0144 00FA02F2 		lsl	r2, r0, r2
 359 0148 6FEA0202 		mvn	r2, r2
 360 014c 0A40     		ands	r2, r2, r1
 361 014e DA61     		str	r2, [r3, #28]
 189:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 362              		.loc 1 189 0
 363 0150 7B68     		ldr	r3, [r7, #4]
 364 0152 5B68     		ldr	r3, [r3, #4]
 365 0154 7A68     		ldr	r2, [r7, #4]
 366 0156 5268     		ldr	r2, [r2, #4]
 367 0158 D169     		ldr	r1, [r2, #28]
 368 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 369 015c 02F01F00 		and	r0, r2, #31
 370 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 371 0162 4FEAC202 		lsl	r2, r2, #3
 372 0166 02F10302 		add	r2, r2, #3
 373 016a 00FA02F2 		lsl	r2, r0, r2
 374 016e 0A43     		orrs	r2, r2, r1
 375 0170 DA61     		str	r2, [r3, #28]
 376              	.L2:
 190:../Dave/Generated/src/IO004/IO004.c ****   }
 191:../Dave/Generated/src/IO004/IO004.c ****   else
 192:../Dave/Generated/src/IO004/IO004.c ****   {
 193:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 194:../Dave/Generated/src/IO004/IO004.c ****   }
 195:../Dave/Generated/src/IO004/IO004.c **** 
 196:../Dave/Generated/src/IO004/IO004.c **** }
 377              		.loc 1 196 0
 378 0172 07F11407 		add	r7, r7, #20
 379 0176 BD46     		mov	sp, r7
 380 0178 80BC     		pop	{r7}
 381 017a 7047     		bx	lr
 382              		.cfi_endproc
 383              	.LFE113:
 385              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 386              		.align	2
 387              		.global	IO004_EnableOutputDriver
 388              		.thumb
 389              		.thumb_func
 391              	IO004_EnableOutputDriver:
 392              	.LFB114:
 197:../Dave/Generated/src/IO004/IO004.c **** 
 198:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 199:../Dave/Generated/src/IO004/IO004.c **** {
 393              		.loc 1 199 0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 16
 396              		@ frame_needed = 1, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 398 0000 80B4     		push	{r7}
 399              	.LCFI5:
 400              		.cfi_def_cfa_offset 4
 401              		.cfi_offset 7, -4
 402 0002 85B0     		sub	sp, sp, #20
 403              	.LCFI6:
 404              		.cfi_def_cfa_offset 24
 405 0004 00AF     		add	r7, sp, #0
 406              	.LCFI7:
 407              		.cfi_def_cfa_register 7
 408 0006 7860     		str	r0, [r7, #4]
 409 0008 0B46     		mov	r3, r1
 410 000a FB70     		strb	r3, [r7, #3]
 200:../Dave/Generated/src/IO004/IO004.c **** 
 201:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 411              		.loc 1 201 0
 412 000c 7B68     		ldr	r3, [r7, #4]
 413 000e 5B78     		ldrb	r3, [r3, #1]
 414 0010 FB73     		strb	r3, [r7, #15]
 202:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 203:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 415              		.loc 1 203 0
 416 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 417 0014 032B     		cmp	r3, #3
 418 0016 23D8     		bhi	.L8
 204:../Dave/Generated/src/IO004/IO004.c ****   {
 205:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 419              		.loc 1 205 0
 420 0018 7B68     		ldr	r3, [r7, #4]
 421 001a 5B68     		ldr	r3, [r3, #4]
 422 001c 7A68     		ldr	r2, [r7, #4]
 423 001e 5268     		ldr	r2, [r2, #4]
 424 0020 1169     		ldr	r1, [r2, #16]
 425 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 426 0024 4FEAC202 		lsl	r2, r2, #3
 427 0028 02F10302 		add	r2, r2, #3
 428 002c 4FF01F00 		mov	r0, #31
 429 0030 00FA02F2 		lsl	r2, r0, r2
 430 0034 6FEA0202 		mvn	r2, r2
 431 0038 0A40     		ands	r2, r2, r1
 432 003a 1A61     		str	r2, [r3, #16]
 206:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 433              		.loc 1 206 0
 434 003c 7B68     		ldr	r3, [r7, #4]
 435 003e 5B68     		ldr	r3, [r3, #4]
 436 0040 7A68     		ldr	r2, [r7, #4]
 437 0042 5268     		ldr	r2, [r2, #4]
 438 0044 1169     		ldr	r1, [r2, #16]
 439 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 440 0048 02F01F00 		and	r0, r2, #31
 441 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 442 004e 4FEAC202 		lsl	r2, r2, #3
 443 0052 02F10302 		add	r2, r2, #3
 444 0056 00FA02F2 		lsl	r2, r0, r2
 445 005a 0A43     		orrs	r2, r2, r1
 446 005c 1A61     		str	r2, [r3, #16]
 447 005e 88E0     		b	.L7
 448              	.L8:
 207:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 449              		.loc 1 207 0
 450 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 451 0062 032B     		cmp	r3, #3
 452 0064 2AD9     		bls	.L10
 453              		.loc 1 207 0 is_stmt 0 discriminator 1
 454 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 455 0068 072B     		cmp	r3, #7
 456 006a 27D8     		bhi	.L10
 208:../Dave/Generated/src/IO004/IO004.c ****   {
 209:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 457              		.loc 1 209 0 is_stmt 1
 458 006c FB7B     		ldrb	r3, [r7, #15]
 459 006e A3F10403 		sub	r3, r3, #4
 460 0072 FB73     		strb	r3, [r7, #15]
 210:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 461              		.loc 1 210 0
 462 0074 7B68     		ldr	r3, [r7, #4]
 463 0076 5B68     		ldr	r3, [r3, #4]
 464 0078 7A68     		ldr	r2, [r7, #4]
 465 007a 5268     		ldr	r2, [r2, #4]
 466 007c 5169     		ldr	r1, [r2, #20]
 467 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 468 0080 4FEAC202 		lsl	r2, r2, #3
 469 0084 02F10302 		add	r2, r2, #3
 470 0088 4FF01F00 		mov	r0, #31
 471 008c 00FA02F2 		lsl	r2, r0, r2
 472 0090 6FEA0202 		mvn	r2, r2
 473 0094 0A40     		ands	r2, r2, r1
 474 0096 5A61     		str	r2, [r3, #20]
 211:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 475              		.loc 1 211 0
 476 0098 7B68     		ldr	r3, [r7, #4]
 477 009a 5B68     		ldr	r3, [r3, #4]
 478 009c 7A68     		ldr	r2, [r7, #4]
 479 009e 5268     		ldr	r2, [r2, #4]
 480 00a0 5169     		ldr	r1, [r2, #20]
 481 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 482 00a4 02F01F00 		and	r0, r2, #31
 483 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 484 00aa 4FEAC202 		lsl	r2, r2, #3
 485 00ae 02F10302 		add	r2, r2, #3
 486 00b2 00FA02F2 		lsl	r2, r0, r2
 487 00b6 0A43     		orrs	r2, r2, r1
 488 00b8 5A61     		str	r2, [r3, #20]
 489 00ba 5AE0     		b	.L7
 490              	.L10:
 212:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 491              		.loc 1 212 0
 492 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 493 00be 072B     		cmp	r3, #7
 494 00c0 2AD9     		bls	.L11
 495              		.loc 1 212 0 is_stmt 0 discriminator 1
 496 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 497 00c4 0B2B     		cmp	r3, #11
 498 00c6 27D8     		bhi	.L11
 213:../Dave/Generated/src/IO004/IO004.c ****   {
 214:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 499              		.loc 1 214 0 is_stmt 1
 500 00c8 FB7B     		ldrb	r3, [r7, #15]
 501 00ca A3F10803 		sub	r3, r3, #8
 502 00ce FB73     		strb	r3, [r7, #15]
 215:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 503              		.loc 1 215 0
 504 00d0 7B68     		ldr	r3, [r7, #4]
 505 00d2 5B68     		ldr	r3, [r3, #4]
 506 00d4 7A68     		ldr	r2, [r7, #4]
 507 00d6 5268     		ldr	r2, [r2, #4]
 508 00d8 9169     		ldr	r1, [r2, #24]
 509 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 510 00dc 4FEAC202 		lsl	r2, r2, #3
 511 00e0 02F10302 		add	r2, r2, #3
 512 00e4 4FF01F00 		mov	r0, #31
 513 00e8 00FA02F2 		lsl	r2, r0, r2
 514 00ec 6FEA0202 		mvn	r2, r2
 515 00f0 0A40     		ands	r2, r2, r1
 516 00f2 9A61     		str	r2, [r3, #24]
 216:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 517              		.loc 1 216 0
 518 00f4 7B68     		ldr	r3, [r7, #4]
 519 00f6 5B68     		ldr	r3, [r3, #4]
 520 00f8 7A68     		ldr	r2, [r7, #4]
 521 00fa 5268     		ldr	r2, [r2, #4]
 522 00fc 9169     		ldr	r1, [r2, #24]
 523 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 524 0100 02F01F00 		and	r0, r2, #31
 525 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 526 0106 4FEAC202 		lsl	r2, r2, #3
 527 010a 02F10302 		add	r2, r2, #3
 528 010e 00FA02F2 		lsl	r2, r0, r2
 529 0112 0A43     		orrs	r2, r2, r1
 530 0114 9A61     		str	r2, [r3, #24]
 531 0116 2CE0     		b	.L7
 532              	.L11:
 217:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 533              		.loc 1 217 0
 534 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 535 011a 0B2B     		cmp	r3, #11
 536 011c 29D9     		bls	.L7
 537              		.loc 1 217 0 is_stmt 0 discriminator 1
 538 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 539 0120 0F2B     		cmp	r3, #15
 540 0122 26D8     		bhi	.L7
 218:../Dave/Generated/src/IO004/IO004.c ****   {
 219:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 541              		.loc 1 219 0 is_stmt 1
 542 0124 FB7B     		ldrb	r3, [r7, #15]
 543 0126 A3F10C03 		sub	r3, r3, #12
 544 012a FB73     		strb	r3, [r7, #15]
 220:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 545              		.loc 1 220 0
 546 012c 7B68     		ldr	r3, [r7, #4]
 547 012e 5B68     		ldr	r3, [r3, #4]
 548 0130 7A68     		ldr	r2, [r7, #4]
 549 0132 5268     		ldr	r2, [r2, #4]
 550 0134 D169     		ldr	r1, [r2, #28]
 551 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 552 0138 4FEAC202 		lsl	r2, r2, #3
 553 013c 02F10302 		add	r2, r2, #3
 554 0140 4FF01F00 		mov	r0, #31
 555 0144 00FA02F2 		lsl	r2, r0, r2
 556 0148 6FEA0202 		mvn	r2, r2
 557 014c 0A40     		ands	r2, r2, r1
 558 014e DA61     		str	r2, [r3, #28]
 221:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 559              		.loc 1 221 0
 560 0150 7B68     		ldr	r3, [r7, #4]
 561 0152 5B68     		ldr	r3, [r3, #4]
 562 0154 7A68     		ldr	r2, [r7, #4]
 563 0156 5268     		ldr	r2, [r2, #4]
 564 0158 D169     		ldr	r1, [r2, #28]
 565 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 566 015c 02F01F00 		and	r0, r2, #31
 567 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 568 0162 4FEAC202 		lsl	r2, r2, #3
 569 0166 02F10302 		add	r2, r2, #3
 570 016a 00FA02F2 		lsl	r2, r0, r2
 571 016e 0A43     		orrs	r2, r2, r1
 572 0170 DA61     		str	r2, [r3, #28]
 573              	.L7:
 222:../Dave/Generated/src/IO004/IO004.c ****   }
 223:../Dave/Generated/src/IO004/IO004.c ****   else
 224:../Dave/Generated/src/IO004/IO004.c ****   {
 225:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 226:../Dave/Generated/src/IO004/IO004.c ****   }
 227:../Dave/Generated/src/IO004/IO004.c **** }
 574              		.loc 1 227 0
 575 0172 07F11407 		add	r7, r7, #20
 576 0176 BD46     		mov	sp, r7
 577 0178 80BC     		pop	{r7}
 578 017a 7047     		bx	lr
 579              		.cfi_endproc
 580              	.LFE114:
 582              		.text
 583              	.Letext0:
 584              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 585              		.file 3 "C:\\DAVE3_workspace\\mojWorkspace\\Bachelor_improved\\Dave\\Generated\\inc\\DAVESupport/.
 586              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 587              		.file 5 "C:\\DAVE3_workspace\\mojWorkspace\\Bachelor_improved\\Dave\\Generated\\inc\\DAVESupport/.
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\Mateusz\AppData\Local\Temp\ccbCXP3b.s:20     .text.IO004_Init:00000000 $t
C:\Users\Mateusz\AppData\Local\Temp\ccbCXP3b.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\Mateusz\AppData\Local\Temp\ccbCXP3b.s:189    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\Mateusz\AppData\Local\Temp\ccbCXP3b.s:194    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\Mateusz\AppData\Local\Temp\ccbCXP3b.s:386    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\Mateusz\AppData\Local\Temp\ccbCXP3b.s:391    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.ea28968cb6c53b1be9f53a4d9f42a86f
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.e3e909c2ec9c29fee288b93938e533a2

UNDEFINED SYMBOLS
IO004_Handle0
IO004_Handle1
IO004_Handle2
IO004_Handle3
