module counter (
    input  wire clk,
    input  wire reset,
    output reg  [7:0] count
);

    always @(posedge clk or posedge reset) begin
        if (reset)
            count <= 8'b0;
        else
            count <= count + 1'b1;
    end

endmodule
