strict digraph "" {
	node [label="\N"];
	"114:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5c9ac70410>",
		fillcolor=turquoise,
		label="114:BL
xoff_cpu_dl1 <= xoff_cpu;
xoff_cpu_dl2 <= xoff_cpu_dl1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70050>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5c9ac70250>]",
		style=filled,
		typ=Block];
	"Leaf_107:AL"	 [def_var="['xoff_cpu_dl1', 'xoff_cpu_dl2']",
		label="Leaf_107:AL"];
	"114:BL" -> "Leaf_107:AL"	 [cond="[]",
		lineno=None];
	"107:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5c9b86ea90>",
		clk_sens=True,
		fillcolor=gold,
		label="107:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'xoff_cpu_dl1', 'xoff_cpu']"];
	"108:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac70590>",
		fillcolor=springgreen,
		label="108:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"107:AL" -> "108:IF"	 [cond="[]",
		lineno=None];
	"108:IF" -> "114:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=108];
	"109:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5c9ac70650>",
		fillcolor=turquoise,
		label="109:BL
xoff_cpu_dl1 <= 0;
xoff_cpu_dl2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5c9ac70810>]",
		style=filled,
		typ=Block];
	"108:IF" -> "109:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=108];
	"109:BL" -> "Leaf_107:AL"	 [cond="[]",
		lineno=None];
}
