K_input_inc
{
  STRUCT inc_spec_IOCK_input
  {
      int tx;
      int ty;
      string port_name;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_IOCK_input inc_IOCK_input_spec[] = 
  {
//tx   ty           port_name        port_name_con   device_name_con      tx_con  ty_con
     {1,    13,    "CLKOP_PLL0",    "CLKOP_PLLD_BUF",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLKOS_PLL0",    "CLKOS_PLLD_BUF",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLKOP_PLL1",    "CLKOP_PLLU_BUF",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLKOS_PLL1",    "CLKOS_PLLU_BUF",    "IOCK_TILE",    1,    13},
     {1,    13,    "PCLKLR_0",    "CLK_OUT[0]",    "IOCK_TILE",    1,    13},
     {1,    13,    "PCLKLR_1",    "CLK_OUT[1]",    "IOCK_TILE",    1,    13},
     {1,    13,    "PCLKTB_0",    "CLK_DLY_L_OUT",    "CKEB2_TILE",    5,    14},
     {1,    13,    "PCLKTB_1",    "CLK_DLY_M_OUT",    "CKEB2_TILE",    5,    14},
     {1,    13,    "PCLKTB_2",    "CLK_DLY_R_OUT",    "CKEB2_TILE",    5,    14},
     {1,    13,    "DLL_STEP",    "CTRL_CODE_B",    "DLL_TILE",    1,    25},
     {1,    13,    "PCLK[1]",    "DIN[31]",    "IOB0_2K_TILE",    0,    1},
     {1,    13,    "PCLK[0]",    "DIN[25]",    "IOB0_2K_TILE",    0,    1},
     {1,    13,    "CLK_FR_IOCKBRG[1]",    "CLK_BRG_OUT[1]",    "CKEB2_TILE",    5,    14},
     {1,    13,    "CLK_FR_IOCKBRG[0]",    "CLK_BRG_OUT[0]",    "CKEB2_TILE",    5,    14},
     {1,    13,    "CLKOP_PLLD",    "CLKOP",    "PLL_TILE",    1,    2},
     {1,    13,    "CLKOS_PLLD",    "CLKOS",    "PLL_TILE",    1,    2},
     {1,    13,    "CLKOS2_PLLD",    "CLKOS2",    "PLL_TILE",    1,    2},
     {1,    13,    "CLKOS3_PLLD",    "CLKOS3",    "PLL_TILE",    1,    2},
     {1,    13,    "CLKOP_PLLU",     "TIEH",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLKOS_PLLU",     "TIEH",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLKOS2_PLLU",    "TIEH",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLKOS3_PLLU",    "TIEH",    "IOCK_TILE",    1,    13},
     {1,    13,    "CLK_PIO2PLL_R",    "CLK_PIO2PLL_OUT",    "CKEB2_TILE",    5,    14},
     {1,    13,    "CLK_CFGS",    "CLK_USER_O",    "ANALOG_2K_TILE",    1,    20},
     {1,    13,    "CLK_GLOBAL",    "CLK_GLOBAL_OUTL[7]",    "CKEB2_TILE",    5,    14},
     {1,    13,    "CLK_IOMUX2PLL_R",    "CLK_IOMUX2PLL_O",    "CKEB2_TILE",    5,    14},


     {15,    13,    "CLKOP_PLL0",    "CLKOP_PLL0_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "CLKOS_PLL0",    "CLKOS_PLL0_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "CLKOP_PLL1",    "CLKOP_PLL1_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "CLKOS_PLL1",    "CLKOS_PLL1_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "PCLKLR_0",    "CLK_OUT[0]",    "IOCK_TILE",    15,    13},
     {15,    13,    "PCLKLR_1",    "CLK_OUT[1]",    "IOCK_TILE",    15,    13},
     {15,    13,    "PCLKTB_0",    "CLK_DLY_L_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "PCLKTB_1",    "CLK_DLY_M_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "PCLKTB_2",    "CLK_DLY_R_OUT",    "CKEB2_TILE",    12,    14},
     {15,    13,    "DLL_STEP",    "CTRL_CODE_T",    "DLL_TILE",    15,    2},
     {15,    13,    "PCLK[1]",    "DIN[27]",    "IOB2_2K_TILE",    16,    1},
     {15,    13,    "PCLK[0]",    "DIN[35]",    "IOB2_2K_TILE",    16,    1},
     {15,    13,    "CLK_FR_IOCKBRG[1]",    "CLK_BRG_OUT[1]",    "CKEB2_TILE",    12,    14},
     {15,    13,    "CLK_FR_IOCKBRG[0]",    "CLK_BRG_OUT[0]",    "CKEB2_TILE",    12,    14},
     {15,    13,    "CLKOP_PLLD",     "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOS_PLLD",     "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOS2_PLLD",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOS3_PLLD",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOP_PLLU",     "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOS_PLLU",     "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOS2_PLLU",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLKOS3_PLLU",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLK_PIO2PLL_R[1]",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLK_PIO2PLL_R[0]",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLK_CFGS",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLK_GLOBAL",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLK_IOMUX2PLL_R[1]",    "TIEH",    "IOCK_TILE",    15,    13},
     {15,    13,    "CLK_IOMUX2PLL_R[0]",    "TIEH",    "IOCK_TILE",    15,    13}
  };
}
