/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2024 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#pragma once

//
// Make sure the necessary endian defines are there.
//
#ifndef LITTLEENDIAN_CPU
#error "LITTLEENDIAN_CPU must be defined"
#endif

namespace Pal
{
namespace Gfx9
{
inline namespace Chip
{
union ATC_L2_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_L2_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_L2_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_L2_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_L2_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER2_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER3_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union ATC_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND0_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND1_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND2_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND3_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND4_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND5_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND6_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND7_CONTROL {
    struct {
        unsigned int COLOR_SRCBLEND                                               :  5;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int COLOR_DESTBLEND                                              :  5;
        unsigned int                                                              :  3;
        unsigned int ALPHA_SRCBLEND                                               :  5;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int ALPHA_DESTBLEND                                              :  5;
        unsigned int SEPARATE_ALPHA_BLEND                                         :  1;
        unsigned int ENABLE                                                       :  1;
        unsigned int DISABLE_ROP3                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND_ALPHA {
    struct {
        unsigned int BLEND_ALPHA                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND_BLUE {
    struct {
        unsigned int BLEND_BLUE                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND_GREEN {
    struct {
        unsigned int BLEND_GREEN                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_BLEND_RED {
    struct {
        unsigned int BLEND_RED                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_CACHE_EVICT_POINTS {
    struct {
        unsigned int                                                              : 16;
        unsigned int DCC_CACHE_EVICT_POINT                                        :  8;
        unsigned int CC_CACHE_EVICT_POINT                                         :  8;
    } bits, bitfields;
    struct {
        unsigned int CM_CACHE_EVICT_POINT                                         :  8;
        unsigned int FC_CACHE_EVICT_POINT                                         :  8;
        unsigned int                                                              : 16;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int CC_COLOR_EVICT_POINT                                         :  8;
        unsigned int CC_FMASK_EVICT_POINT                                         :  8;
        unsigned int                                                              : 16;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_CGTT_SCLK_CTRL {
    struct {
        unsigned int ON_DELAY                                                     :  4;
        unsigned int OFF_HYSTERESIS                                               :  8;
        unsigned int                                                              :  4;
        unsigned int SOFT_STALL_OVERRIDE7                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE6                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE5                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE4                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE3                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE2                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE1                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE0                                         :  1;
        unsigned int SOFT_OVERRIDE7                                               :  1;
        unsigned int SOFT_OVERRIDE6                                               :  1;
        unsigned int SOFT_OVERRIDE5                                               :  1;
        unsigned int SOFT_OVERRIDE4                                               :  1;
        unsigned int SOFT_OVERRIDE3                                               :  1;
        unsigned int SOFT_OVERRIDE2                                               :  1;
        unsigned int SOFT_OVERRIDE1                                               :  1;
        unsigned int SOFT_OVERRIDE0                                               :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union CB_CGTT_SCLK_CTRL1 {
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int ON_DELAY                                                     :  4;
        unsigned int OFF_HYSTERESIS                                               :  8;
        unsigned int                                                              :  4;
        unsigned int SOFT_STALL_OVERRIDE7                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE6                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE5                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE4                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE3                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE2                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE1                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE0                                         :  1;
        unsigned int SOFT_OVERRIDE7                                               :  1;
        unsigned int SOFT_OVERRIDE6                                               :  1;
        unsigned int SOFT_OVERRIDE5                                               :  1;
        unsigned int SOFT_OVERRIDE4                                               :  1;
        unsigned int SOFT_OVERRIDE3                                               :  1;
        unsigned int SOFT_OVERRIDE2                                               :  1;
        unsigned int SOFT_OVERRIDE1                                               :  1;
        unsigned int SOFT_OVERRIDE0                                               :  1;
    } gfx103;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union CB_COLOR0_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR0_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR1_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR2_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR3_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR4_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR5_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR6_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_ATTRIB {
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SAMPLES                                                  :  3;
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int MIP0_DEPTH                                                   : 11;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int                                                              :  6;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
    } gfx09;
    struct {
        unsigned int TILE_MODE_INDEX                                              :  5;
        unsigned int FMASK_TILE_MODE_INDEX                                        :  5;
        unsigned int FMASK_BANK_HEIGHT                                            :  2;
        unsigned int                                                              :  6;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int NUM_FRAGMENTS                                                :  2;
        unsigned int FORCE_DST_ALPHA_1                                            :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int LIMIT_COLOR_FETCH_TO_256B_MAX                                :  1;
        unsigned int FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX                         :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_ATTRIB2 {
    struct {
        unsigned int MIP0_HEIGHT                                                  : 14;
        unsigned int MIP0_WIDTH                                                   : 14;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_ATTRIB3 {
    struct {
        unsigned int MIP0_DEPTH                                                   : 13;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int COLOR_SW_MODE                                                :  5;
        unsigned int                                                              :  5;
        unsigned int RESOURCE_TYPE                                                :  2;
        unsigned int                                                              :  4;
        unsigned int DCC_PIPE_ALIGNED                                             :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int FMASK_SW_MODE                                                :  5;
        unsigned int                                                              :  2;
        unsigned int CMASK_PIPE_ALIGNED                                           :  1;
        unsigned int                                                              :  5;
    } gfx10;
    struct {
        unsigned int                                                              : 27;
        unsigned int RESOURCE_LEVEL                                               :  3;
        unsigned int                                                              :  2;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VRS_RATE_HINT_ENABLE                                         :  1;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_CLEAR_WORD0 {
    struct {
        unsigned int CLEAR_WORD0                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_CLEAR_WORD1 {
    struct {
        unsigned int CLEAR_WORD1                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_CMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_CMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_CMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_DCC_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_DCC_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_DCC_CONTROL {
    struct {
        unsigned int                                                              :  2;
        unsigned int MAX_UNCOMPRESSED_BLOCK_SIZE                                  :  2;
        unsigned int MIN_COMPRESSED_BLOCK_SIZE                                    :  1;
        unsigned int MAX_COMPRESSED_BLOCK_SIZE                                    :  2;
        unsigned int COLOR_TRANSFORM                                              :  2;
        unsigned int INDEPENDENT_64B_BLOCKS                                       :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int KEY_CLEAR_ENABLE                                             :  1;
        unsigned int                                                              :  8;
        unsigned int LOSSY_RGB_PRECISION                                          :  4;
        unsigned int LOSSY_ALPHA_PRECISION                                        :  4;
        unsigned int                                                              : 14;
    } gfx09_10;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int ENABLE_CONSTANT_ENCODE_REG_WRITE                             :  1;
        unsigned int                                                              : 12;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 20;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
    } gfx10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int                                                              :  9;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int SKIP_LOW_COMP_RATIO                                          :  1;
        unsigned int                                                              : 10;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SAMPLE_MASK_TRACKER_FEA_FORCE                                :  1;
        unsigned int                                                              :  8;
        unsigned int INDEPENDENT_128B_BLOCKS                                      :  1;
        unsigned int                                                              : 11;
        unsigned int FDCC_ENABLE                                                  :  1;
        unsigned int DCC_COMPRESS_DISABLE                                         :  1;
        unsigned int FRAGMENT_COMPRESS_DISABLE                                    :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_FMASK {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_FMASK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_FMASK_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_INFO {
    struct {
        unsigned int                                                              :  8;
        unsigned int NUMBER_TYPE                                                  :  3;
        unsigned int COMP_SWAP                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int BLEND_CLAMP                                                  :  1;
        unsigned int BLEND_BYPASS                                                 :  1;
        unsigned int SIMPLE_FLOAT                                                 :  1;
        unsigned int ROUND_MODE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BLEND_OPT_DONT_RD_DST                                        :  3;
        unsigned int BLEND_OPT_DISCARD_PIXEL                                      :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int ALT_TILE_MODE                                                :  1;
    } most;
    struct {
        unsigned int ENDIAN                                                       :  2;
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              :  6;
        unsigned int FAST_CLEAR                                                   :  1;
        unsigned int COMPRESSION                                                  :  1;
        unsigned int                                                              : 11;
        unsigned int FMASK_COMPRESSION_DISABLE                                    :  1;
        unsigned int FMASK_COMPRESS_1FRAG_ONLY                                    :  1;
        unsigned int DCC_ENABLE                                                   :  1;
        unsigned int CMASK_ADDR_TYPE                                              :  2;
        unsigned int                                                              :  1;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int NBC_TILING                                                   :  1;
    } gfx103;
#endif
    struct {
        unsigned int                                                              : 19;
        unsigned int CMASK_IS_LINEAR                                              :  1;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int                                                              :  7;
        unsigned int LINEAR_GENERAL                                               :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int FORMAT                                                       :  5;
        unsigned int                                                              : 27;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_PITCH {
    struct {
        unsigned int TILE_MAX                                                     : 11;
        unsigned int                                                              :  9;
        unsigned int FMASK_TILE_MAX                                               : 11;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_SLICE {
    struct {
        unsigned int TILE_MAX                                                     : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR7_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int SLICE_START                                                  : 13;
        unsigned int SLICE_MAX                                                    : 13;
        unsigned int MIP_LEVEL                                                    :  4;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COLOR_CONTROL {
    struct {
        unsigned int DISABLE_DUAL_QUAD                                            :  1;
        unsigned int                                                              :  2;
        unsigned int DEGAMMA_ENABLE                                               :  1;
        unsigned int MODE                                                         :  3;
        unsigned int                                                              :  9;
        unsigned int ROP3                                                         :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  1;
        unsigned int                                                              :  1;
        unsigned int                                                              : 30;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_COVERAGE_OUT_CONTROL {
    struct {
        unsigned int COVERAGE_OUT_ENABLE                                          :  1;
        unsigned int COVERAGE_OUT_MRT                                             :  3;
        unsigned int COVERAGE_OUT_CHANNEL                                         :  2;
        unsigned int                                                              :  2;
        unsigned int COVERAGE_OUT_SAMPLES                                         :  4;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_DCC_CONFIG {
    struct {
        unsigned int                                                              : 26;
        unsigned int DCC_CACHE_NUM_TAGS                                           :  6;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int READ_RETURN_SKID_FIFO_DEPTH                                  :  7;
        unsigned int                                                              :  1;
        unsigned int DCC_CACHE_EVICT_POINT                                        :  4;
        unsigned int DCC_CACHE_NUM_TAGS                                           :  4;
    } gfx09;
    struct {
        unsigned int OVERWRITE_COMBINER_DEPTH                                     :  5;
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int OVERWRITE_COMBINER_CC_POP_DISABLE                            :  1;
        unsigned int                                                              :  1;
        unsigned int FC_RDLAT_KEYID_FIFO_DEPTH                                    :  8;
        unsigned int                                                              : 16;
    } gfx09_10;
    struct {
        unsigned int                                                              :  7;
        unsigned int DISABLE_CONSTANT_ENCODE                                      :  1;
        unsigned int                                                              : 24;
    } gfx09_1xPlus;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 25;
        unsigned int DCC_CACHE_NUM_TAGS                                           :  7;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int READ_RETURN_SKID_FIFO_DEPTH                                  :  9;
        unsigned int                                                              :  7;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DEPTH                                    :  5;
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int SPARE_13                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int SPARE_14                                                     :  8;
        unsigned int                                                              : 16;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_DCC_CONFIG2 {
    struct {
        unsigned int INVALID_KEY_ERROR_CODE                                       :  8;
        unsigned int CLEAR_FRAG2DCC_KEY_ERROR_CODE                                :  1;
        unsigned int ENABLE_COMP_KEY_ERROR_DETECTION                              :  1;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union CB_DCC_CONTROL {
    struct {
        unsigned int OVERWRITE_COMBINER_DISABLE                                   :  1;
        unsigned int                                                              :  1;
        unsigned int OVERWRITE_COMBINER_WATERMARK                                 :  5;
        unsigned int                                                              : 25;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int DISABLE_CONSTANT_ENCODE_AC01                                 :  1;
        unsigned int DISABLE_CONSTANT_ENCODE_SINGLE                               :  1;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_ELIMFC_SKIP_OF_AC01                                  :  1;
        unsigned int DISABLE_ELIMFC_SKIP_OF_SINGLE                                :  1;
        unsigned int ENABLE_ELIMFC_SKIP_OF_REG                                    :  1;
        unsigned int                                                              : 17;
    } most;
    struct {
        unsigned int                                                              :  1;
        unsigned int OVERWRITE_COMBINER_MRT_SHARING_DISABLE                       :  1;
        unsigned int                                                              : 30;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_FDCC_CONTROL {
    struct {
        unsigned int SAMPLE_MASK_TRACKER_DISABLE                                  :  1;
        unsigned int                                                              :  1;
        unsigned int SAMPLE_MASK_TRACKER_WATERMARK                                :  5;
        unsigned int                                                              :  1;
        unsigned int DISABLE_CONSTANT_ENCODE_AC01                                 :  1;
        unsigned int DISABLE_CONSTANT_ENCODE_SINGLE                               :  1;
        unsigned int DISABLE_CONSTANT_ENCODE_REG                                  :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_ELIMFC_SKIP_OF_AC01                                  :  1;
        unsigned int DISABLE_ELIMFC_SKIP_OF_SINGLE                                :  1;
        unsigned int ENABLE_ELIMFC_SKIP_OF_REG                                    :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_FGCG_SRAM_OVERRIDE {
    struct {
        unsigned int DISABLE_FGCG                                                 : 20;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union CB_HW_CONTROL {
    struct {
        unsigned int                                                              : 19;
        unsigned int FORCE_NEEDS_DST                                              :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_BLEND_OPT_RESULT_EQ_DEST                             :  1;
        unsigned int                                                              :  2;
        unsigned int DISABLE_BLEND_OPT_DONT_RD_DST                                :  1;
        unsigned int DISABLE_BLEND_OPT_BYPASS                                     :  1;
        unsigned int DISABLE_BLEND_OPT_DISCARD_PIXEL                              :  1;
        unsigned int DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED             :  1;
        unsigned int                                                              :  2;
        unsigned int DISABLE_CC_IB_SERIALIZER_STATE_OPT                           :  1;
        unsigned int DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE                 :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 18;
        unsigned int DISABLE_INTNORM_LE11BPC_CLAMPING                             :  1;
        unsigned int                                                              : 13;
    } most;
    struct {
        unsigned int CM_CACHE_EVICT_POINT                                         :  4;
        unsigned int                                                              :  2;
        unsigned int FC_CACHE_EVICT_POINT                                         :  4;
        unsigned int                                                              :  2;
        unsigned int CC_CACHE_EVICT_POINT                                         :  4;
        unsigned int ALLOW_MRT_WITH_DUAL_SOURCE                                   :  1;
        unsigned int                                                              : 15;
    } gfx09;
    struct {
        unsigned int                                                              : 20;
        unsigned int FORCE_ALWAYS_TOGGLE                                          :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_FULL_WRITE_MASK                                      :  1;
        unsigned int DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG                          :  1;
        unsigned int                                                              :  4;
        unsigned int PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT                :  1;
        unsigned int PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT             :  1;
        unsigned int                                                              :  2;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 15;
        unsigned int DISABLE_FMASK_MULTI_MGCG_DOMAINS                             :  1;
        unsigned int                                                              : 16;
    } gfx103;
#endif
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  3;
        unsigned int DISABLE_FILLRATE_OPT_FIX_WITH_CFC                            :  1;
        unsigned int DISABLE_POST_DCC_WITH_CFC_FIX                                :  1;
        unsigned int DISABLE_COMPRESS_1FRAG_WHEN_VRS_RATE_HINT_EN                 :  1;
        unsigned int                                                              :  6;
        unsigned int CHICKEN_BITS                                                 :  3;
        unsigned int                                                              :  1;
        unsigned int DISABLE_CMASK_CACHE_BYTEMASKING                              :  1;
        unsigned int                                                              : 15;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  1;
        unsigned int DISABLE_VRS_FILLRATE_OPTIMIZATION                            :  1;
        unsigned int                                                              :  4;
        unsigned int RMI_CREDITS                                                  :  6;
        unsigned int                                                              :  5;
        unsigned int DISABLE_DCC_CACHE_BYTEMASKING                                :  1;
        unsigned int                                                              : 14;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int ALLOW_MRT_WITH_DUAL_SOURCE                                   :  1;
        unsigned int                                                              : 31;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  2;
        unsigned int DISABLE_SMT_WHEN_NO_FDCC_FIX                                 :  1;
        unsigned int                                                              :  9;
        unsigned int NUM_CCC_SKID_FIFO_ENTRIES                                    :  3;
        unsigned int FORCE_FEA_HIGH                                               :  1;
        unsigned int FORCE_EVICT_ALL_VALID                                        :  1;
        unsigned int                                                              :  3;
        unsigned int DISABLE_USE_OF_SET_HASH                                      :  1;
        unsigned int                                                              :  1;
        unsigned int SPARE_2                                                      :  1;
        unsigned int                                                              :  6;
        unsigned int SPARE_3                                                      :  1;
        unsigned int                                                              :  2;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_HW_CONTROL_1 {
    struct {
        unsigned int                                                              :  5;
        unsigned int FC_CACHE_NUM_TAGS                                            :  6;
        unsigned int                                                              : 21;
    } most;
    struct {
        unsigned int                                                              : 11;
        unsigned int CC_CACHE_NUM_TAGS                                            :  6;
        unsigned int CM_TILE_FIFO_DEPTH                                           :  9;
        unsigned int RMI_CREDITS                                                  :  6;
    } gfx09;
    struct {
        unsigned int CM_CACHE_NUM_TAGS                                            :  5;
        unsigned int                                                              : 27;
    } gfx09_10;
    struct {
        unsigned int                                                              : 11;
        unsigned int CC_CACHE_NUM_TAGS                                            :  6;
        unsigned int CM_TILE_FIFO_DEPTH                                           :  9;
        unsigned int RMI_CREDITS                                                  :  6;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 12;
        unsigned int CC_CACHE_NUM_TAGS                                            :  6;
        unsigned int CM_TILE_FIFO_DEPTH                                           :  9;
        unsigned int                                                              :  5;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int CC_CACHE_NUM_TAGS                                            :  6;
        unsigned int                                                              : 26;
    } gfx11;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              :  5;
        unsigned int FC_CACHE_NUM_TAGS                                            :  7;
        unsigned int                                                              : 20;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_HW_CONTROL_2 {
    struct {
        unsigned int CC_EVEN_ODD_FIFO_DEPTH                                       :  8;
        unsigned int                                                              : 24;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int DRR_ASSUMED_FIFO_DEPTH_DIV8                                  :  4;
        unsigned int CHICKEN_BITS                                                 :  4;
    } gfx09;
    struct {
        unsigned int                                                              :  8;
        unsigned int FC_RDLAT_TILE_FIFO_DEPTH                                     :  7;
        unsigned int FC_RDLAT_QUAD_FIFO_DEPTH                                     :  8;
        unsigned int                                                              :  9;
    } gfx09_10;
    struct {
        unsigned int                                                              : 24;
        unsigned int DRR_ASSUMED_FIFO_DEPTH_DIV8                                  :  6;
        unsigned int CHICKEN_BITS                                                 :  2;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SPARE_4                                                      :  8;
        unsigned int DRR_ASSUMED_FIFO_DEPTH_DIV8                                  :  6;
        unsigned int SPARE                                                        : 18;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_HW_CONTROL_3 {
    struct {
        unsigned int                                                              :  1;
        unsigned int RAM_ADDRESS_CONFLICTS_DISALLOWED                             :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int DISABLE_BLENDER_CLOCK_GATING                                 :  1;
        unsigned int                                                              :  5;
    } most;
    struct {
        unsigned int                                                              :  6;
        unsigned int DISABLE_CC_CACHE_OVWR_KEY_MOD                                :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION            :  1;
        unsigned int                                                              : 18;
        unsigned int                                                              :  1;
        unsigned int COLOR_CACHE_PREFETCH_NUM_CLS                                 :  2;
        unsigned int                                                              :  2;
    } gfx09;
    struct {
        unsigned int DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL                       :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_FAST_CLEAR_FETCH_OPT                                 :  1;
        unsigned int DISABLE_QUAD_MARKER_DROP_STOP                                :  1;
        unsigned int DISABLE_OVERWRITE_COMBINER_CAM_CLR                           :  1;
        unsigned int DISABLE_CC_CACHE_OVWR_STATUS_ACCUM                           :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_CC_CACHE_PANIC_GATING                                :  1;
        unsigned int                                                              :  1;
        unsigned int SPLIT_ALL_FAST_MODE_TRANSFERS                                :  1;
        unsigned int DISABLE_SHADER_BLEND_OPTS                                    :  1;
        unsigned int DISABLE_CMASK_LAST_QUAD_INSERTION                            :  1;
        unsigned int DISABLE_ROP3_FIXES_OF_BUG_511967                             :  1;
        unsigned int DISABLE_ROP3_FIXES_OF_BUG_520657                             :  1;
        unsigned int DISABLE_OC_FIXES_OF_BUG_522542                               :  1;
        unsigned int FORCE_RMI_LAST_HIGH                                          :  1;
        unsigned int FORCE_RMI_CLKEN_HIGH                                         :  1;
        unsigned int DISABLE_EARLY_WRACKS_CC                                      :  1;
        unsigned int DISABLE_EARLY_WRACKS_FC                                      :  1;
        unsigned int DISABLE_EARLY_WRACKS_DC                                      :  1;
        unsigned int DISABLE_EARLY_WRACKS_CM                                      :  1;
        unsigned int DISABLE_NACK_PROCESSING_CC                                   :  1;
        unsigned int DISABLE_NACK_PROCESSING_FC                                   :  1;
        unsigned int DISABLE_NACK_PROCESSING_DC                                   :  1;
        unsigned int DISABLE_NACK_PROCESSING_CM                                   :  1;
        unsigned int DISABLE_NACK_COLOR_RD_WR_OPT                                 :  1;
        unsigned int                                                              :  6;
    } gfx09_10;
    struct {
        unsigned int                                                              : 30;
        unsigned int DISABLE_FMASK_NOFETCH_OPT                                    :  1;
        unsigned int                                                              :  1;
    } gfx10;
    struct {
        unsigned int                                                              :  8;
        unsigned int DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION            :  1;
        unsigned int                                                              : 18;
        unsigned int                                                              :  1;
        unsigned int                                                              :  4;
    } gfx101;
    struct {
        unsigned int                                                              : 31;
        unsigned int DISABLE_FMASK_NOFETCH_OPT_BC                                 :  1;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 28;
        unsigned int DISABLE_DCC_VRS_OPT                                          :  1;
        unsigned int                                                              :  3;
    } gfx10Vrs;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SPARE_5                                                      :  1;
        unsigned int                                                              :  1;
        unsigned int SPARE_6                                                      :  1;
        unsigned int SPARE_7                                                      :  1;
        unsigned int DISABLE_CC_CACHE_OVWR_STATUS_ACCUM                           :  1;
        unsigned int DISABLE_CC_CACHE_PANIC_GATING                                :  1;
        unsigned int SPLIT_ALL_FAST_MODE_TRANSFERS                                :  1;
        unsigned int DISABLE_SHADER_BLEND_OPTS                                    :  1;
        unsigned int                                                              :  3;
        unsigned int FORCE_RMI_LAST_HIGH                                          :  1;
        unsigned int FORCE_RMI_CLKEN_HIGH                                         :  1;
        unsigned int DISABLE_EARLY_WRACKS_CC                                      :  1;
        unsigned int DISABLE_EARLY_WRACKS_DC                                      :  1;
        unsigned int DISABLE_NACK_PROCESSING_CC                                   :  1;
        unsigned int DISABLE_NACK_PROCESSING_DC                                   :  1;
        unsigned int SPARE_8                                                      :  1;
        unsigned int SPARE_9                                                      :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_DCC_VRS_OPT                                          :  1;
        unsigned int DISABLE_FMASK_NOALLOC_OPT                                    :  1;
        unsigned int                                                              : 10;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_HW_CONTROL_4 {
    struct {
        unsigned int COLOR_CACHE_FETCH_NUM_CLS_LOG2                               :  3;
        unsigned int FMASK_CACHE_FETCH_NUM_CLS_LOG2                               :  2;
        unsigned int DISABLE_USE_OF_QUAD_SCOREBOARD                               :  1;
        unsigned int                                                              :  3;
        unsigned int DISABLE_QSB_AA_MODE                                          :  1;
        unsigned int DISABLE_QSB_WAIT_FOR_SCORE                                   :  1;
        unsigned int DISABLE_QSB_FRAG_GT0                                         :  1;
        unsigned int REVERSE_KEYXFR_RD_PRIORITY                                   :  1;
        unsigned int DISABLE_KEYXFR_HIT_RETURNS                                   :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_MA_WAIT_FOR_LAST                                     :  1;
        unsigned int DISABLE_QSB_SPECULATIVE                                      :  1;
        unsigned int QSB_WAIT_FOR_SCORE                                           :  5;
        unsigned int DISABLE_TILE_FGCG                                            :  1;
        unsigned int DISABLE_LQUAD_FGCG                                           :  1;
        unsigned int FC_QSB_FIFO_DEPTH                                            :  8;
    } gfx10;
    struct {
        unsigned int                                                              :  6;
        unsigned int DISABLE_CMASK_CLOCK_GATING                                   :  1;
        unsigned int DISABLE_FMASK_CLOCK_GATING                                   :  1;
        unsigned int DISABLE_COLOR_CLOCK_GATING                                   :  1;
        unsigned int                                                              :  5;
        unsigned int DISABLE_BC_COLOR_CACHE_PREFETCH                              :  1;
        unsigned int                                                              : 17;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int COLOR_CACHE_FETCH_NUM_QB_LOG2                                :  3;
        unsigned int COLOR_CACHE_FETCH_ALGORITHM                                  :  2;
        unsigned int DISABLE_USE_OF_SMT_SCORE                                     :  1;
        unsigned int SPARE_10                                                     :  1;
        unsigned int SPARE_11                                                     :  1;
        unsigned int SPARE_12                                                     :  1;
        unsigned int DISABLE_MA_WAIT_FOR_LAST                                     :  1;
        unsigned int SMT_TIMEOUT_THRESHOLD                                        :  3;
        unsigned int SMT_QPFIFO_THRESHOLD                                         :  3;
        unsigned int ENABLE_FRAGOP_STALLING_ON_RAW_HAZARD                         :  1;
        unsigned int ENABLE_FRAGOP_STALLING_ON_COARSE_RAW_HAZARD                  :  1;
        unsigned int ENABLE_FRAGOP_STALLING_ON_DS_RAW_HAZARD                      :  1;
        unsigned int                                                              : 13;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_HW_MEM_ARBITER_RD {
    struct {
        unsigned int MODE                                                         :  2;
        unsigned int IGNORE_URGENT_AGE                                            :  4;
        unsigned int BREAK_GROUP_AGE                                              :  4;
        unsigned int WEIGHT_CC                                                    :  2;
        unsigned int                                                              : 20;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int WEIGHT_FC                                                    :  2;
        unsigned int WEIGHT_CM                                                    :  2;
        unsigned int WEIGHT_DC                                                    :  2;
        unsigned int WEIGHT_DECAY_REQS                                            :  2;
        unsigned int WEIGHT_DECAY_NOREQS                                          :  2;
        unsigned int WEIGHT_IGNORE_NUM_TIDS                                       :  1;
        unsigned int SCALE_AGE                                                    :  3;
        unsigned int SCALE_WEIGHT                                                 :  3;
        unsigned int SEND_LASTS_WITHIN_GROUPS                                     :  1;
        unsigned int                                                              :  2;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int WEIGHT_DC                                                    :  2;
        unsigned int WEIGHT_DECAY_REQS                                            :  2;
        unsigned int WEIGHT_DECAY_NOREQS                                          :  2;
        unsigned int WEIGHT_IGNORE_NUM_TIDS                                       :  1;
        unsigned int SCALE_AGE                                                    :  3;
        unsigned int SCALE_WEIGHT                                                 :  3;
        unsigned int SEND_LASTS_WITHIN_GROUPS                                     :  1;
        unsigned int                                                              :  6;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_HW_MEM_ARBITER_WR {
    struct {
        unsigned int MODE                                                         :  2;
        unsigned int IGNORE_URGENT_AGE                                            :  4;
        unsigned int BREAK_GROUP_AGE                                              :  4;
        unsigned int WEIGHT_CC                                                    :  2;
        unsigned int                                                              : 20;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int WEIGHT_FC                                                    :  2;
        unsigned int WEIGHT_CM                                                    :  2;
        unsigned int WEIGHT_DC                                                    :  2;
        unsigned int WEIGHT_DECAY_REQS                                            :  2;
        unsigned int WEIGHT_DECAY_NOREQS                                          :  2;
        unsigned int WEIGHT_IGNORE_BYTE_MASK                                      :  1;
        unsigned int SCALE_AGE                                                    :  3;
        unsigned int SCALE_WEIGHT                                                 :  3;
        unsigned int SEND_LASTS_WITHIN_GROUPS                                     :  1;
        unsigned int                                                              :  2;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int WEIGHT_DC                                                    :  2;
        unsigned int WEIGHT_DECAY_REQS                                            :  2;
        unsigned int WEIGHT_DECAY_NOREQS                                          :  2;
        unsigned int WEIGHT_IGNORE_BYTE_MASK                                      :  1;
        unsigned int SCALE_AGE                                                    :  3;
        unsigned int SCALE_WEIGHT                                                 :  3;
        unsigned int SEND_LASTS_WITHIN_GROUPS                                     :  1;
        unsigned int                                                              :  6;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_0 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_1 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_2 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_3 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_4 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_5 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_6 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CB_KEY_OVERRIDE_7 {
    struct {
        unsigned int OVERRIDE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union CB_MRT0_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT1_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT2_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT3_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT4_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT5_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT6_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_MRT7_EPITCH {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL1                                                    :  9;
        unsigned int                                                              : 13;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL2                                                    :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL3                                                    :  9;
        unsigned int                                                              : 13;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 23;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 23;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 23;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_PERFCOUNTER_FILTER {
    struct {
        unsigned int OP_FILTER_ENABLE                                             :  1;
        unsigned int OP_FILTER_SEL                                                :  3;
        unsigned int FORMAT_FILTER_ENABLE                                         :  1;
        unsigned int FORMAT_FILTER_SEL                                            :  5;
        unsigned int CLEAR_FILTER_ENABLE                                          :  1;
        unsigned int CLEAR_FILTER_SEL                                             :  1;
        unsigned int MRT_FILTER_ENABLE                                            :  1;
        unsigned int MRT_FILTER_SEL                                               :  3;
        unsigned int                                                              :  1;
        unsigned int NUM_SAMPLES_FILTER_ENABLE                                    :  1;
        unsigned int NUM_SAMPLES_FILTER_SEL                                       :  3;
        unsigned int NUM_FRAGMENTS_FILTER_ENABLE                                  :  1;
        unsigned int NUM_FRAGMENTS_FILTER_SEL                                     :  2;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_RMI_BC_GL2_CACHE_CONTROL {
    struct {
        unsigned int CMASK_WR_POLICY                                              :  2;
        unsigned int FMASK_WR_POLICY                                              :  2;
        unsigned int DCC_WR_POLICY                                                :  2;
        unsigned int COLOR_WR_POLICY                                              :  2;
        unsigned int                                                              :  8;
        unsigned int CMASK_RD_POLICY                                              :  2;
        unsigned int FMASK_RD_POLICY                                              :  2;
        unsigned int DCC_RD_POLICY                                                :  2;
        unsigned int COLOR_RD_POLICY                                              :  2;
        unsigned int                                                              :  7;
        unsigned int VOLAT                                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_RMI_GL2_CACHE_CONTROL {
    struct {
        unsigned int                                                              : 20;
        unsigned int DCC_RD_POLICY                                                :  2;
        unsigned int COLOR_RD_POLICY                                              :  2;
        unsigned int                                                              :  7;
        unsigned int COLOR_BIG_PAGE                                               :  1;
    } bits, bitfields;
    struct {
        unsigned int CMASK_WR_POLICY                                              :  2;
        unsigned int FMASK_WR_POLICY                                              :  2;
        unsigned int DCC_WR_POLICY                                                :  2;
        unsigned int COLOR_WR_POLICY                                              :  2;
        unsigned int                                                              :  8;
        unsigned int CMASK_RD_POLICY                                              :  2;
        unsigned int FMASK_RD_POLICY                                              :  2;
        unsigned int                                                              : 10;
        unsigned int FMASK_BIG_PAGE                                               :  1;
        unsigned int                                                              :  1;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int DCC_WR_POLICY                                                :  2;
        unsigned int COLOR_WR_POLICY                                              :  2;
        unsigned int                                                              : 28;
    } gfx11;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 24;
        unsigned int CMASK_L3_BYPASS                                              :  1;
        unsigned int FMASK_L3_BYPASS                                              :  1;
        unsigned int                                                              :  6;
    } nv2x;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 26;
        unsigned int DCC_L3_BYPASS                                                :  1;
        unsigned int COLOR_L3_BYPASS                                              :  1;
        unsigned int                                                              :  4;
    } mall;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_SHADER_MASK {
    struct {
        unsigned int OUTPUT0_ENABLE                                               :  4;
        unsigned int OUTPUT1_ENABLE                                               :  4;
        unsigned int OUTPUT2_ENABLE                                               :  4;
        unsigned int OUTPUT3_ENABLE                                               :  4;
        unsigned int OUTPUT4_ENABLE                                               :  4;
        unsigned int OUTPUT5_ENABLE                                               :  4;
        unsigned int OUTPUT6_ENABLE                                               :  4;
        unsigned int OUTPUT7_ENABLE                                               :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_STUTTER_CONTROL_CMASK_RDLAT {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_STUTTER_CONTROL_COLOR_RDLAT {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_STUTTER_CONTROL_FMASK_RDLAT {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CB_TARGET_MASK {
    struct {
        unsigned int TARGET0_ENABLE                                               :  4;
        unsigned int TARGET1_ENABLE                                               :  4;
        unsigned int TARGET2_ENABLE                                               :  4;
        unsigned int TARGET3_ENABLE                                               :  4;
        unsigned int TARGET4_ENABLE                                               :  4;
        unsigned int TARGET5_ENABLE                                               :  4;
        unsigned int TARGET6_ENABLE                                               :  4;
        unsigned int TARGET7_ENABLE                                               :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHA_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHCG_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CHC_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_0 {
    struct {
        unsigned int DEST_BASE_256B                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_1 {
    struct {
        unsigned int DEST_BASE_256B                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_2 {
    struct {
        unsigned int DEST_BASE_256B                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_3 {
    struct {
        unsigned int DEST_BASE_256B                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_HI_0 {
    struct {
        unsigned int DEST_BASE_HI_256B                                            :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_HI_1 {
    struct {
        unsigned int DEST_BASE_HI_256B                                            :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_HI_2 {
    struct {
        unsigned int DEST_BASE_HI_256B                                            :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COHER_DEST_BASE_HI_3 {
    struct {
        unsigned int DEST_BASE_HI_256B                                            :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DDID_INDEX {
    struct {
        unsigned int INDEX                                                        : 11;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DESTINATION_EN_SE0 {
    struct {
        unsigned int CU_EN                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DESTINATION_EN_SE1 {
    struct {
        unsigned int CU_EN                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DESTINATION_EN_SE2 {
    struct {
        unsigned int CU_EN                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DESTINATION_EN_SE3 {
    struct {
        unsigned int CU_EN                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DIM_X {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DIM_Y {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DIM_Z {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_END {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_ID {
    struct {
        unsigned int DISPATCH_ID                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_INITIATOR {
    struct {
        unsigned int COMPUTE_SHADER_EN                                            :  1;
        unsigned int PARTIAL_TG_EN                                                :  1;
        unsigned int FORCE_START_AT_000                                           :  1;
        unsigned int ORDERED_APPEND_ENBL                                          :  1;
        unsigned int ORDERED_APPEND_MODE                                          :  1;
        unsigned int USE_THREAD_DIMENSIONS                                        :  1;
        unsigned int ORDER_MODE                                                   :  1;
        unsigned int                                                              :  3;
        unsigned int SCALAR_L1_INV_VOL                                            :  1;
        unsigned int VECTOR_L1_INV_VOL                                            :  1;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int RESTORE                                                      :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int TUNNEL_ENABLE                                                :  1;
        unsigned int                                                              :  1;
        unsigned int CS_W32_EN                                                    :  1;
        unsigned int                                                              : 16;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 16;
        unsigned int AMP_SHADER_EN                                                :  1;
        unsigned int DISABLE_DISP_PREMPT_EN                                       :  1;
        unsigned int                                                              : 14;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union COMPUTE_DISPATCH_INTERLEAVE {
    struct {
        unsigned int INTERLEAVE                                                   : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union COMPUTE_DISPATCH_PKT_ADDR_HI {
    struct {
        unsigned int DATA                                                         :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_PKT_ADDR_LO {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_SCRATCH_BASE_HI {
    struct {
        unsigned int DATA                                                         :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_SCRATCH_BASE_LO {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_DISPATCH_TUNNEL {
    struct {
        unsigned int OFF_DELAY                                                    : 10;
        unsigned int IMMEDIATE                                                    :  1;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_MISC_RESERVED {
    struct {
        unsigned int                                                              :  3;
        unsigned int RESERVED3                                                    :  1;
        unsigned int RESERVED4                                                    :  1;
        unsigned int WAVE_ID_BASE                                                 : 12;
        unsigned int                                                              : 15;
    } bits, bitfields;
    struct {
        unsigned int SEND_SEID                                                    :  2;
        unsigned int RESERVED2                                                    :  1;
        unsigned int                                                              : 29;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SEND_SEID                                                    :  3;
        unsigned int                                                              : 29;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_NOWHERE {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_NUM_THREAD_X {
    struct {
        unsigned int NUM_THREAD_FULL                                              : 16;
        unsigned int NUM_THREAD_PARTIAL                                           : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_NUM_THREAD_Y {
    struct {
        unsigned int NUM_THREAD_FULL                                              : 16;
        unsigned int NUM_THREAD_PARTIAL                                           : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_NUM_THREAD_Z {
    struct {
        unsigned int NUM_THREAD_FULL                                              : 16;
        unsigned int NUM_THREAD_PARTIAL                                           : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PERFCOUNT_ENABLE {
    struct {
        unsigned int PERFCOUNT_ENABLE                                             :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PGM_HI {
    struct {
        unsigned int DATA                                                         :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PGM_LO {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PGM_RSRC1 {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int BULKY                                                        :  1;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int FP16_OVFL                                                    :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int WGP_MODE                                                     :  1;
        unsigned int MEM_ORDERED                                                  :  1;
        unsigned int FWD_PROGRESS                                                 :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PGM_RSRC2 {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int TGID_X_EN                                                    :  1;
        unsigned int TGID_Y_EN                                                    :  1;
        unsigned int TGID_Z_EN                                                    :  1;
        unsigned int TG_SIZE_EN                                                   :  1;
        unsigned int TIDIG_COMP_CNT                                               :  2;
        unsigned int EXCP_EN_MSB                                                  :  2;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int EXCP_EN                                                      :  7;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int SKIP_USGPR0                                                  :  1;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PGM_RSRC3 {
    struct {
        unsigned int SHARED_VGPR_CNT                                              :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  4;
        unsigned int INST_PREF_SIZE                                               :  6;
        unsigned int                                                              : 22;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 10;
        unsigned int TRAP_ON_START                                                :  1;
        unsigned int TRAP_ON_END                                                  :  1;
        unsigned int                                                              : 19;
        unsigned int IMAGE_OP                                                     :  1;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PIPELINESTAT_ENABLE {
    struct {
        unsigned int PIPELINESTAT_ENABLE                                          :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PREF_PRI_ACCUM_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PREF_PRI_ACCUM_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PREF_PRI_ACCUM_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_PREF_PRI_ACCUM_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_RELAUNCH {
    struct {
        unsigned int PAYLOAD                                                      : 30;
        unsigned int IS_EVENT                                                     :  1;
        unsigned int IS_STATE                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_RELAUNCH2 {
    struct {
        unsigned int PAYLOAD                                                      : 30;
        unsigned int IS_EVENT                                                     :  1;
        unsigned int IS_STATE                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_REQ_CTRL {
    struct {
        unsigned int SOFT_GROUPING_EN                                             :  1;
        unsigned int NUMBER_OF_REQUESTS_PER_CU                                    :  4;
        unsigned int SOFT_GROUPING_ALLOCATION_TIMEOUT                             :  4;
        unsigned int HARD_LOCK_HYSTERESIS                                         :  1;
        unsigned int HARD_LOCK_LOW_THRESHOLD                                      :  5;
        unsigned int PRODUCER_REQUEST_LOCKOUT                                     :  1;
        unsigned int GLOBAL_SCANNING_EN                                           :  1;
        unsigned int ALLOCATION_RATE_THROTTLING_THRESHOLD                         :  3;
        unsigned int DEDICATED_PREALLOCATION_BUFFER_LIMIT                         :  7;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_RESOURCE_LIMITS {
    struct {
        unsigned int WAVES_PER_SH                                                 : 10;
        unsigned int                                                              :  2;
        unsigned int TG_PER_CU                                                    :  4;
        unsigned int LOCK_THRESHOLD                                               :  6;
        unsigned int SIMD_DEST_CNTL                                               :  1;
        unsigned int FORCE_SIMD_DIST                                              :  1;
        unsigned int CU_GROUP_COUNT                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 27;
        unsigned int SIMD_DISABLE                                                 :  4;
        unsigned int                                                              :  1;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_RESTART_X {
    struct {
        unsigned int RESTART                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_RESTART_Y {
    struct {
        unsigned int RESTART                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_RESTART_Z {
    struct {
        unsigned int RESTART                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_SHADER_CHKSUM {
    struct {
        unsigned int CHECKSUM                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_START_X {
    struct {
        unsigned int START                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_START_Y {
    struct {
        unsigned int START                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_START_Z {
    struct {
        unsigned int START                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE0 {
    struct {
        unsigned int SH0_CU_EN                                                    : 16;
        unsigned int SH1_CU_EN                                                    : 16;
    } gfx09;
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE1 {
    struct {
        unsigned int SH0_CU_EN                                                    : 16;
        unsigned int SH1_CU_EN                                                    : 16;
    } gfx09;
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE2 {
    struct {
        unsigned int SH0_CU_EN                                                    : 16;
        unsigned int SH1_CU_EN                                                    : 16;
    } gfx09;
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE3 {
    struct {
        unsigned int SH0_CU_EN                                                    : 16;
        unsigned int SH1_CU_EN                                                    : 16;
    } gfx09;
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union COMPUTE_STATIC_THREAD_MGMT_SE4 {
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union COMPUTE_STATIC_THREAD_MGMT_SE5 {
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union COMPUTE_STATIC_THREAD_MGMT_SE6 {
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union COMPUTE_STATIC_THREAD_MGMT_SE7 {
    struct {
        unsigned int SA0_CU_EN                                                    : 16;
        unsigned int SA1_CU_EN                                                    : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union COMPUTE_THREADGROUP_ID {
    struct {
        unsigned int THREADGROUP_ID                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_THREAD_TRACE_ENABLE {
    struct {
        unsigned int THREAD_TRACE_ENABLE                                          :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_TMPRING_SIZE {
    struct {
        unsigned int WAVES                                                        : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int WAVESIZE                                                     : 13;
        unsigned int                                                              :  7;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int WAVESIZE                                                     : 15;
        unsigned int                                                              :  5;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_ACCUM_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_ACCUM_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_ACCUM_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_ACCUM_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_USER_DATA_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_VMID {
    struct {
        unsigned int DATA                                                         :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_WAVE_RESTORE_ADDR_HI {
    struct {
        unsigned int ADDR                                                         : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union COMPUTE_WAVE_RESTORE_ADDR_LO {
    struct {
        unsigned int ADDR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int CNTR_MODE1                                                   :  4;
        unsigned int CNTR_MODE0                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int CNTR_SEL0                                                    : 10;
        unsigned int CNTR_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int CNTR_MODE3                                                   :  4;
        unsigned int CNTR_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int CNTR_SEL2                                                    : 10;
        unsigned int CNTR_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPC_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int CNTR_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } most;
    struct {
        unsigned int CNTR_SEL0                                                    : 10;
        unsigned int CNTR_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 28;
        unsigned int CNTR_MODE0                                                   :  4;
    } gfx09_10;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int CNTR_MODE                                                    :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int CNTR_MODE1                                                   :  4;
        unsigned int CNTR_MODE0                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int CNTR_SEL0                                                    : 10;
        unsigned int CNTR_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int CNTR_MODE3                                                   :  4;
        unsigned int CNTR_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int CNTR_SEL2                                                    : 10;
        unsigned int CNTR_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPF_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int CNTR_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } most;
    struct {
        unsigned int CNTR_SEL0                                                    : 10;
        unsigned int CNTR_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 28;
        unsigned int CNTR_MODE0                                                   :  4;
    } gfx09_10;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int CNTR_MODE                                                    :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int CNTR_MODE1                                                   :  4;
        unsigned int CNTR_MODE0                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int CNTR_SEL0                                                    : 10;
        unsigned int CNTR_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int CNTR_MODE3                                                   :  4;
        unsigned int CNTR_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int CNTR_SEL2                                                    : 10;
        unsigned int CNTR_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CPG_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int CNTR_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } most;
    struct {
        unsigned int CNTR_SEL0                                                    : 10;
        unsigned int CNTR_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 28;
        unsigned int CNTR_MODE0                                                   :  4;
    } gfx09_10;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx10Core;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int CNTR_MODE                                                    :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_BASE {
    struct {
        unsigned int COHER_BASE_256B                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_BASE_HI {
    struct {
        unsigned int COHER_BASE_HI_256B                                           :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_CNTL {
    struct {
        unsigned int                                                              :  3;
        unsigned int TC_NC_ACTION_ENA                                             :  1;
        unsigned int TC_WC_ACTION_ENA                                             :  1;
        unsigned int TC_INV_METADATA_ACTION_ENA                                   :  1;
        unsigned int                                                              :  9;
        unsigned int TCL1_VOL_ACTION_ENA                                          :  1;
        unsigned int                                                              :  2;
        unsigned int TC_WB_ACTION_ENA                                             :  1;
        unsigned int                                                              :  3;
        unsigned int TCL1_ACTION_ENA                                              :  1;
        unsigned int TC_ACTION_ENA                                                :  1;
        unsigned int                                                              :  1;
        unsigned int CB_ACTION_ENA                                                :  1;
        unsigned int DB_ACTION_ENA                                                :  1;
        unsigned int SH_KCACHE_ACTION_ENA                                         :  1;
        unsigned int SH_KCACHE_VOL_ACTION_ENA                                     :  1;
        unsigned int SH_ICACHE_ACTION_ENA                                         :  1;
        unsigned int SH_KCACHE_WB_ACTION_ENA                                      :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_SIZE {
    struct {
        unsigned int COHER_SIZE_256B                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_SIZE_HI {
    struct {
        unsigned int COHER_SIZE_HI_256B                                           :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_START_DELAY {
    struct {
        unsigned int START_DELAY_COUNT                                            :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_COHER_STATUS {
    struct {
        unsigned int                                                              : 24;
        unsigned int MEID                                                         :  2;
        unsigned int                                                              :  5;
        unsigned int STATUS                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_ME_COHER_BASE {
    struct {
        unsigned int COHER_BASE_256B                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_ME_COHER_BASE_HI {
    struct {
        unsigned int COHER_BASE_HI_256B                                           :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_ME_COHER_CNTL {
    struct {
        unsigned int DEST_BASE_0_ENA                                              :  1;
        unsigned int DEST_BASE_1_ENA                                              :  1;
        unsigned int                                                              :  4;
        unsigned int CB0_DEST_BASE_ENA                                            :  1;
        unsigned int CB1_DEST_BASE_ENA                                            :  1;
        unsigned int CB2_DEST_BASE_ENA                                            :  1;
        unsigned int CB3_DEST_BASE_ENA                                            :  1;
        unsigned int CB4_DEST_BASE_ENA                                            :  1;
        unsigned int CB5_DEST_BASE_ENA                                            :  1;
        unsigned int CB6_DEST_BASE_ENA                                            :  1;
        unsigned int CB7_DEST_BASE_ENA                                            :  1;
        unsigned int DB_DEST_BASE_ENA                                             :  1;
        unsigned int                                                              :  4;
        unsigned int DEST_BASE_2_ENA                                              :  1;
        unsigned int                                                              :  1;
        unsigned int DEST_BASE_3_ENA                                              :  1;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_ME_COHER_SIZE {
    struct {
        unsigned int COHER_SIZE_256B                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_ME_COHER_SIZE_HI {
    struct {
        unsigned int COHER_SIZE_HI_256B                                           :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_ME_COHER_STATUS {
    struct {
        unsigned int MATCHING_GFX_CNTX                                            :  8;
        unsigned int                                                              : 23;
        unsigned int STATUS                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT0_HI {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT0_HI                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT0_LO {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT0_LO                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT1_HI {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT1_HI                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT1_LO {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT1_LO                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT2_HI {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT2_HI                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT2_LO {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT2_LO                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT3_HI {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT3_HI                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT3_LO {
    struct {
        unsigned int NUM_PRIM_NEEDED_CNT3_LO                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT0_HI {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT0_HI                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT0_LO {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT0_LO                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT1_HI {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT1_HI                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT1_LO {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT1_LO                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT2_HI {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT2_HI                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT2_LO {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT2_LO                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT3_HI {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT3_HI                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT3_LO {
    struct {
        unsigned int NUM_PRIM_WRITTEN_CNT3_LO                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_PERFMON_CNTL {
    struct {
        unsigned int PERFMON_STATE                                                :  4;
        unsigned int SPM_PERFMON_STATE                                            :  4;
        unsigned int PERFMON_ENABLE_MODE                                          :  2;
        unsigned int PERFMON_SAMPLE_ENABLE                                        :  1;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_PERFMON_CNTX_CNTL {
    struct {
        unsigned int                                                              : 31;
        unsigned int PERFMON_ENABLE                                               :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_SC_PSINVOC_COUNT0_HI {
    struct {
        unsigned int PSINVOC_COUNT0_HI                                            : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_SC_PSINVOC_COUNT0_LO {
    struct {
        unsigned int PSINVOC_COUNT0_LO                                            : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_SC_PSINVOC_COUNT1_HI {
    struct {
        unsigned int OBSOLETE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_SC_PSINVOC_COUNT1_LO {
    struct {
        unsigned int OBSOLETE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_STRMOUT_CNTL {
    struct {
        unsigned int OFFSET_UPDATE_DONE                                           :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CP_VGT_ASINVOC_COUNT_HI {
    struct {
        unsigned int ASINVOC_COUNT_HI                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union CP_VGT_ASINVOC_COUNT_LO {
    struct {
        unsigned int ASINVOC_COUNT_LO                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union CP_VGT_CSINVOC_COUNT_HI {
    struct {
        unsigned int CSINVOC_COUNT_HI                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_CSINVOC_COUNT_LO {
    struct {
        unsigned int CSINVOC_COUNT_LO                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_DSINVOC_COUNT_HI {
    struct {
        unsigned int DSINVOC_COUNT_HI                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_DSINVOC_COUNT_LO {
    struct {
        unsigned int DSINVOC_COUNT_LO                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_GSINVOC_COUNT_HI {
    struct {
        unsigned int GSINVOC_COUNT_HI                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_GSINVOC_COUNT_LO {
    struct {
        unsigned int GSINVOC_COUNT_LO                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_GSPRIM_COUNT_HI {
    struct {
        unsigned int GSPRIM_COUNT_HI                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_GSPRIM_COUNT_LO {
    struct {
        unsigned int GSPRIM_COUNT_LO                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_HSINVOC_COUNT_HI {
    struct {
        unsigned int HSINVOC_COUNT_HI                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_HSINVOC_COUNT_LO {
    struct {
        unsigned int HSINVOC_COUNT_LO                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_IAPRIM_COUNT_HI {
    struct {
        unsigned int IAPRIM_COUNT_HI                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_IAPRIM_COUNT_LO {
    struct {
        unsigned int IAPRIM_COUNT_LO                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_IAVERT_COUNT_HI {
    struct {
        unsigned int IAVERT_COUNT_HI                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_IAVERT_COUNT_LO {
    struct {
        unsigned int IAVERT_COUNT_LO                                              : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_VSINVOC_COUNT_HI {
    struct {
        unsigned int VSINVOC_COUNT_HI                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union CP_VGT_VSINVOC_COUNT_LO {
    struct {
        unsigned int VSINVOC_COUNT_LO                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_ALPHA_TO_MASK {
    struct {
        unsigned int ALPHA_TO_MASK_ENABLE                                         :  1;
        unsigned int                                                              :  7;
        unsigned int ALPHA_TO_MASK_OFFSET0                                        :  2;
        unsigned int ALPHA_TO_MASK_OFFSET1                                        :  2;
        unsigned int ALPHA_TO_MASK_OFFSET2                                        :  2;
        unsigned int ALPHA_TO_MASK_OFFSET3                                        :  2;
        unsigned int OFFSET_ROUND                                                 :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_CGTT_CLK_CTRL_0 {
    struct {
        unsigned int ON_DELAY                                                     :  4;
        unsigned int OFF_HYSTERESIS                                               :  8;
        unsigned int                                                              :  4;
        unsigned int SOFT_STALL_OVERRIDE7                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE6                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE5                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE4                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE3                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE2                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE1                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE0                                         :  1;
        unsigned int SOFT_OVERRIDE7                                               :  1;
        unsigned int SOFT_OVERRIDE6                                               :  1;
        unsigned int SOFT_OVERRIDE5                                               :  1;
        unsigned int SOFT_OVERRIDE4                                               :  1;
        unsigned int SOFT_OVERRIDE3                                               :  1;
        unsigned int SOFT_OVERRIDE2                                               :  1;
        unsigned int SOFT_OVERRIDE1                                               :  1;
        unsigned int SOFT_OVERRIDE0                                               :  1;
    } most;
    struct {
        unsigned int                                                              : 12;
        unsigned int RESERVED                                                     :  4;
        unsigned int                                                              : 16;
    } gfx09;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SOFT_OVERRIDE0                                               :  1;
        unsigned int SOFT_OVERRIDE1                                               :  1;
        unsigned int SOFT_OVERRIDE2                                               :  1;
        unsigned int SOFT_OVERRIDE3                                               :  1;
        unsigned int SOFT_OVERRIDE4                                               :  1;
        unsigned int SOFT_OVERRIDE5                                               :  1;
        unsigned int SOFT_OVERRIDE6                                               :  1;
        unsigned int SOFT_OVERRIDE7                                               :  1;
        unsigned int SOFT_OVERRIDE8                                               :  1;
        unsigned int                                                              : 23;
    } gfx104Plus;
#endif
    struct {
        unsigned int                                                              : 12;
        unsigned int RESERVED                                                     :  4;
        unsigned int                                                              : 16;
    } gfx10Core;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int RESERVED                                                     : 23;
    } gfx110;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_COUNT_CONTROL {
    struct {
        unsigned int                                                              :  1;
        unsigned int PERFECT_ZPASS_COUNTS                                         :  1;
        unsigned int                                                              :  2;
        unsigned int SAMPLE_RATE                                                  :  3;
        unsigned int                                                              :  1;
        unsigned int ZPASS_ENABLE                                                 :  4;
        unsigned int ZFAIL_ENABLE                                                 :  4;
        unsigned int SFAIL_ENABLE                                                 :  4;
        unsigned int DBFAIL_ENABLE                                                :  4;
        unsigned int SLICE_EVEN_ENABLE                                            :  4;
        unsigned int SLICE_ODD_ENABLE                                             :  4;
    } bits, bitfields;
    struct {
        unsigned int ZPASS_INCREMENT_DISABLE                                      :  1;
        unsigned int                                                              : 31;
    } gfx09_10;
    struct {
        unsigned int                                                              :  2;
        unsigned int DISABLE_CONSERVATIVE_ZPASS_COUNTS                            :  1;
        unsigned int ENHANCED_CONSERVATIVE_ZPASS_COUNTS                           :  1;
        unsigned int                                                              : 28;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_CREDIT_LIMIT {
    struct {
        unsigned int DB_SC_TILE_CREDITS                                           :  5;
        unsigned int DB_SC_QUAD_CREDITS                                           :  5;
        unsigned int DB_CB_LQUAD_CREDITS                                          :  3;
        unsigned int                                                              : 19;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int DB_CB_TILE_CREDITS                                           :  7;
        unsigned int                                                              :  1;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 13;
        unsigned int DB_SC_WAVE_CREDITS                                           :  5;
        unsigned int DB_SC_FREE_WAVE_CREDITS                                      :  5;
        unsigned int                                                              :  9;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_BOUNDS_MAX {
    struct {
        unsigned int MAX                                                          : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_BOUNDS_MIN {
    struct {
        unsigned int MIN                                                          : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_CLEAR {
    struct {
        unsigned int DEPTH_CLEAR                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_CONTROL {
    struct {
        unsigned int STENCIL_ENABLE                                               :  1;
        unsigned int Z_ENABLE                                                     :  1;
        unsigned int Z_WRITE_ENABLE                                               :  1;
        unsigned int DEPTH_BOUNDS_ENABLE                                          :  1;
        unsigned int ZFUNC                                                        :  3;
        unsigned int BACKFACE_ENABLE                                              :  1;
        unsigned int STENCILFUNC                                                  :  3;
        unsigned int                                                              :  9;
        unsigned int STENCILFUNC_BF                                               :  3;
        unsigned int                                                              :  7;
        unsigned int ENABLE_COLOR_WRITES_ON_DEPTH_FAIL                            :  1;
        unsigned int DISABLE_COLOR_WRITES_ON_DEPTH_PASS                           :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_SIZE {
    struct {
        unsigned int X_MAX                                                        : 14;
        unsigned int                                                              :  2;
        unsigned int Y_MAX                                                        : 14;
        unsigned int                                                              :  2;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_SIZE_XY {
    struct {
        unsigned int X_MAX                                                        : 14;
        unsigned int                                                              :  2;
        unsigned int Y_MAX                                                        : 14;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DEPTH_VIEW {
    struct {
        unsigned int SLICE_START                                                  : 11;
        unsigned int                                                              :  2;
        unsigned int SLICE_MAX                                                    : 11;
        unsigned int Z_READ_ONLY                                                  :  1;
        unsigned int STENCIL_READ_ONLY                                            :  1;
        unsigned int MIPID                                                        :  4;
        unsigned int                                                              :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 11;
        unsigned int SLICE_START_HI                                               :  2;
        unsigned int                                                              : 17;
        unsigned int SLICE_MAX_HI                                                 :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_CONFIG {
    struct {
        unsigned int BYPASS_DFSM                                                  :  1;
        unsigned int DISABLE_PUNCHOUT                                             :  1;
        unsigned int DISABLE_POPS                                                 :  1;
        unsigned int FORCE_FLUSH                                                  :  1;
        unsigned int                                                              : 28;
    } most;
    struct {
        unsigned int                                                              :  8;
        unsigned int MIDDLE_PIPE_MAX_DEPTH                                        :  7;
        unsigned int                                                              : 17;
    } gfx09;
    struct {
        unsigned int                                                              : 16;
        unsigned int CAM_WATERMARK                                                :  8;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 14;
        unsigned int POPS_INCREMENT_CONTROL                                       :  2;
        unsigned int CAM_WATERMARK                                                :  7;
        unsigned int FORCE_PUNCHOUT_5BIT_MODE                                     :  1;
        unsigned int                                                              :  8;
    } gfx103;
#endif
    struct {
        unsigned int                                                              :  4;
        unsigned int SQUAD_WATERMARK                                              : 10;
        unsigned int                                                              : 10;
        unsigned int OUTPUT_WATCHDOG                                              :  8;
    } gfx10Core;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_CONTROL {
    struct {
        unsigned int PUNCHOUT_MODE                                                :  2;
        unsigned int POPS_DRAIN_PS_ON_OVERLAP                                     :  1;
        unsigned int DISALLOW_OVERFLOW                                            :  1;
        unsigned int                                                              : 28;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_FLUSH_AUX_EVENT {
    struct {
        unsigned int EVENT_A                                                      :  8;
        unsigned int EVENT_B                                                      :  8;
        unsigned int EVENT_C                                                      :  8;
        unsigned int EVENT_D                                                      :  8;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_FLUSH_ENABLE {
    struct {
        unsigned int                                                              : 24;
        unsigned int AUX_FORCE_PASSTHRU                                           :  4;
        unsigned int AUX_EVENTS                                                   :  4;
    } most;
    struct {
        unsigned int PRIMARY_EVENTS                                               : 10;
        unsigned int                                                              : 22;
    } gfx09;
    struct {
        unsigned int PRIMARY_EVENTS                                               : 11;
        unsigned int                                                              : 21;
    } gfx10Core;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_PRIMS_IN_FLIGHT {
    struct {
        unsigned int HIGH_WATERMARK                                               : 16;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int HARD_LIMIT                                                   : 16;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_TILES_IN_FLIGHT {
    struct {
        unsigned int HIGH_WATERMARK                                               : 16;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int HARD_LIMIT                                                   : 16;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_WATCHDOG {
    struct {
        unsigned int TIMER_TARGET                                                 : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_DFSM_WATERMARK {
    struct {
        unsigned int DFSM_HIGH_WATERMARK                                          : 16;
        unsigned int POPS_HIGH_WATERMARK                                          : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_EQAA {
    struct {
        unsigned int MAX_ANCHOR_SAMPLES                                           :  3;
        unsigned int                                                              :  1;
        unsigned int PS_ITER_SAMPLES                                              :  3;
        unsigned int                                                              :  1;
        unsigned int MASK_EXPORT_NUM_SAMPLES                                      :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_TO_MASK_NUM_SAMPLES                                    :  3;
        unsigned int                                                              :  1;
        unsigned int HIGH_QUALITY_INTERSECTIONS                                   :  1;
        unsigned int INCOHERENT_EQAA_READS                                        :  1;
        unsigned int INTERPOLATE_COMP_Z                                           :  1;
        unsigned int INTERPOLATE_SRC_Z                                            :  1;
        unsigned int STATIC_ANCHOR_ASSOCIATIONS                                   :  1;
        unsigned int ALPHA_TO_MASK_EQAA_DISABLE                                   :  1;
        unsigned int                                                              :  2;
        unsigned int OVERRASTERIZATION_AMOUNT                                     :  3;
        unsigned int ENABLE_POSTZ_OVERRASTERIZATION                               :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_EQUAD_STUTTER_CONTROL {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int                                                              :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_ETILE_STUTTER_CONTROL {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int                                                              :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_EXCEPTION_CONTROL {
    struct {
        unsigned int EARLY_Z_PANIC_DISABLE                                        :  1;
        unsigned int LATE_Z_PANIC_DISABLE                                         :  1;
        unsigned int RE_Z_PANIC_DISABLE                                           :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  5;
        unsigned int EXTRA_BITS_GROUP_A                                           :  3;
        unsigned int                                                              : 24;
    } most;
    struct {
        unsigned int                                                              : 12;
        unsigned int EXTRA_BITS_GROUP_B                                           : 12;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 16;
        unsigned int FORCE_VRS_RATE_FINE                                          :  8;
        unsigned int                                                              :  8;
    } gfx103Derivative;
#endif
    struct {
        unsigned int                                                              :  3;
        unsigned int AUTO_FLUSH_HTILE                                             :  1;
        unsigned int AUTO_FLUSH_QUAD                                              :  1;
        unsigned int                                                              :  3;
        unsigned int FORCE_SUMMARIZE                                              :  4;
        unsigned int                                                              : 12;
        unsigned int DTAG_WATERMARK                                               :  7;
        unsigned int                                                              :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_FGCG_INTERFACES_CLK_CTRL {
    struct {
        unsigned int DB_SC_QUAD_OVERRIDE                                          :  1;
        unsigned int                                                              :  2;
        unsigned int DB_RMI_RDREQ_OVERRIDE                                        :  1;
        unsigned int DB_RMI_WRREQ_OVERRIDE                                        :  1;
        unsigned int DB_SC_TILE_OVERRIDE                                          :  1;
        unsigned int DB_CB_RMIRET_OVERRIDE                                        :  1;
        unsigned int                                                              : 25;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  1;
        unsigned int DB_CB_TILE_OVERRIDE                                          :  1;
        unsigned int DB_CB_LQUAD_OVERRIDE                                         :  1;
        unsigned int                                                              : 29;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  2;
        unsigned int DB_CB_EXPORT_OVERRIDE                                        :  1;
        unsigned int                                                              :  4;
        unsigned int DB_SC_WAVE_OVERRIDE                                          :  1;
        unsigned int DB_SC_FREE_WAVE_OVERRIDE                                     :  1;
        unsigned int                                                              : 23;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_FGCG_SRAMS_CLK_CTRL {
    struct {
        unsigned int OVERRIDE0                                                    :  1;
        unsigned int OVERRIDE1                                                    :  1;
        unsigned int OVERRIDE2                                                    :  1;
        unsigned int OVERRIDE3                                                    :  1;
        unsigned int OVERRIDE4                                                    :  1;
        unsigned int OVERRIDE5                                                    :  1;
        unsigned int OVERRIDE6                                                    :  1;
        unsigned int OVERRIDE7                                                    :  1;
        unsigned int OVERRIDE8                                                    :  1;
        unsigned int OVERRIDE9                                                    :  1;
        unsigned int OVERRIDE10                                                   :  1;
        unsigned int OVERRIDE11                                                   :  1;
        unsigned int OVERRIDE12                                                   :  1;
        unsigned int OVERRIDE13                                                   :  1;
        unsigned int OVERRIDE14                                                   :  1;
        unsigned int OVERRIDE15                                                   :  1;
        unsigned int OVERRIDE16                                                   :  1;
        unsigned int OVERRIDE17                                                   :  1;
        unsigned int OVERRIDE18                                                   :  1;
        unsigned int OVERRIDE19                                                   :  1;
        unsigned int OVERRIDE20                                                   :  1;
        unsigned int OVERRIDE21                                                   :  1;
        unsigned int OVERRIDE22                                                   :  1;
        unsigned int OVERRIDE23                                                   :  1;
        unsigned int OVERRIDE24                                                   :  1;
        unsigned int OVERRIDE25                                                   :  1;
        unsigned int OVERRIDE26                                                   :  1;
        unsigned int                                                              :  5;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 27;
        unsigned int OVERRIDE27                                                   :  1;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int OVERRIDE28                                                   :  1;
        unsigned int OVERRIDE29                                                   :  1;
        unsigned int OVERRIDE30                                                   :  1;
        unsigned int OVERRIDE31                                                   :  1;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_FIFO_DEPTH1 {
    struct {
        unsigned int DB_RMI_RDREQ_CREDITS                                         :  5;
        unsigned int DB_RMI_WRREQ_CREDITS                                         :  5;
        unsigned int MCC_DEPTH                                                    :  6;
        unsigned int QC_DEPTH                                                     :  5;
        unsigned int LTILE_PROBE_FIFO_DEPTH                                       :  8;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int MI_RDREQ_FIFO_DEPTH                                          :  8;
        unsigned int MI_WRREQ_FIFO_DEPTH                                          :  8;
        unsigned int MCC_DEPTH                                                    :  8;
        unsigned int QC_DEPTH                                                     :  8;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_FIFO_DEPTH2 {
    struct {
        unsigned int EQUAD_FIFO_DEPTH                                             :  8;
        unsigned int                                                              : 17;
        unsigned int LTILE_OP_FIFO_DEPTH                                          :  7;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int ETILE_OP_FIFO_DEPTH                                          :  7;
        unsigned int LQUAD_FIFO_DEPTH                                             : 10;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              :  8;
        unsigned int ETILE_OP_FIFO_DEPTH                                          :  8;
        unsigned int LQUAD_FIFO_DEPTH                                             :  9;
        unsigned int                                                              :  7;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_FIFO_DEPTH3 {
    struct {
        unsigned int LTILE_PROBE_FIFO_DEPTH                                       :  8;
        unsigned int                                                              : 16;
        unsigned int QUAD_READ_REQS                                               :  8;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  8;
        unsigned int OSB_WAVE_TABLE_DEPTH                                         :  8;
        unsigned int OREO_WAVE_HIDE_DEPTH                                         :  8;
        unsigned int                                                              :  8;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union DB_FIFO_DEPTH4 {
    struct {
        unsigned int OSB_SQUAD_TABLE_DEPTH                                        :  8;
        unsigned int OSB_TILE_TABLE_DEPTH                                         :  8;
        unsigned int OSB_SCORE_BOARD_DEPTH                                        :  8;
        unsigned int OSB_EVENT_FIFO_DEPTH                                         :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DB_FREE_CACHELINES {
    struct {
        unsigned int FREE_DTILE_DEPTH                                             :  7;
        unsigned int FREE_PLANE_DEPTH                                             :  7;
        unsigned int FREE_Z_DEPTH                                                 :  6;
        unsigned int FREE_HTILE_DEPTH                                             :  4;
        unsigned int QUAD_READ_REQS                                               :  8;
    } gfx09;
    struct {
        unsigned int FREE_DTILE_DEPTH                                             :  8;
        unsigned int FREE_PLANE_DEPTH                                             :  8;
        unsigned int FREE_Z_DEPTH                                                 :  8;
        unsigned int FREE_HTILE_DEPTH                                             :  8;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_HTILE_DATA_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_HTILE_DATA_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_HTILE_SURFACE {
    struct {
        unsigned int                                                              :  1;
        unsigned int FULL_CACHE                                                   :  1;
        unsigned int                                                              : 14;
        unsigned int DST_OUTSIDE_ZERO_TO_ONE                                      :  1;
        unsigned int                                                              :  1;
        unsigned int PIPE_ALIGNED                                                 :  1;
        unsigned int                                                              : 13;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  2;
        unsigned int HTILE_USES_PRELOAD_WIN                                       :  1;
        unsigned int PRELOAD                                                      :  1;
        unsigned int PREFETCH_WIDTH                                               :  6;
        unsigned int PREFETCH_HEIGHT                                              :  6;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 19;
        unsigned int RB_ALIGNED                                                   :  1;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int RESERVED_FIELD_1                                             :  1;
        unsigned int                                                              :  1;
        unsigned int RESERVED_FIELD_2                                             :  1;
        unsigned int RESERVED_FIELD_3                                             :  1;
        unsigned int RESERVED_FIELD_4                                             :  6;
        unsigned int RESERVED_FIELD_5                                             :  6;
        unsigned int                                                              :  1;
        unsigned int RESERVED_FIELD_6                                             :  1;
        unsigned int                                                              : 14;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int RESERVED_FIELD_1                                             :  1;
        unsigned int                                                              :  1;
        unsigned int RESERVED_FIELD_2                                             :  1;
        unsigned int RESERVED_FIELD_3                                             :  1;
        unsigned int RESERVED_FIELD_4                                             :  6;
        unsigned int RESERVED_FIELD_5                                             :  6;
        unsigned int                                                              :  1;
        unsigned int RESERVED_FIELD_6                                             :  1;
        unsigned int                                                              : 14;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 19;
        unsigned int VRS_HTILE_ENCODING                                           :  2;
        unsigned int                                                              : 11;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_LAST_OF_BURST_CONFIG {
    struct {
        unsigned int MAXBURST                                                     :  8;
        unsigned int TIMEOUT                                                      :  3;
        unsigned int                                                              : 19;
        unsigned int DISABLE_RD_BURST                                             :  1;
        unsigned int LEGACY_LOB_INSERT_EN                                         :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 11;
        unsigned int DBCB_LOB_SWITCH_TIMEOUT                                      :  7;
        unsigned int ENABLE_FG_DEFAULT_TIMEOUT                                    :  1;
        unsigned int DISABLE_MCC_BURST_COUNT_RESET_ON_LOB                         :  1;
        unsigned int DISABLE_FLQ_LOB_EVERY_256B                                   :  1;
        unsigned int DISABLE_ZCACHE_FL_OP_EVEN_ARB                                :  1;
        unsigned int DISABLE_MCC_BURST_FORCE_FLUSH_BEFORE_FIFO                    :  1;
        unsigned int ENABLE_TIMEOUT_DKG_LOB_GEN                                   :  1;
        unsigned int ENABLE_TIMEOUT_LPF_LOB_GEN                                   :  1;
        unsigned int ENABLE_TIMEOUT_CB_LOB_GEN                                    :  1;
        unsigned int ENABLE_TIMEOUT_FL_BURST                                      :  1;
        unsigned int ENABLE_TIMEOUT_FG_LOB_FWDR                                   :  1;
        unsigned int ENABLE_TIMEOUT_RD_BA_ACCUM                                   :  1;
        unsigned int BYPASS_SORT_RD_BA                                            :  1;
        unsigned int                                                              :  2;
    } most;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 16;
        unsigned int DBCB_LOB_USES_MAXBURST                                       :  1;
        unsigned int                                                              :  7;
        unsigned int ENABLE_TIMEOUT_CB_LOB_GEN                                    :  1;
        unsigned int                                                              :  2;
        unsigned int ENABLE_TIMEOUT_RD_BA_ACCUM                                   :  1;
        unsigned int                                                              :  4;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int DBCB_LOB_SWITCH_TIMEOUT                                      :  5;
        unsigned int                                                              :  1;
        unsigned int ENABLE_FG_DEFAULT_TIMEOUT                                    :  1;
        unsigned int DISABLE_MCC_BURST_COUNT_RESET_ON_LOB                         :  1;
        unsigned int DISABLE_FLQ_LOB_EVERY_256B                                   :  1;
        unsigned int DISABLE_ZCACHE_FL_OP_EVEN_ARB                                :  1;
        unsigned int DISABLE_MCC_BURST_FORCE_FLUSH_BEFORE_FIFO                    :  1;
        unsigned int ENABLE_TIMEOUT_DKG_LOB_GEN                                   :  1;
        unsigned int ENABLE_TIMEOUT_LPF_LOB_GEN                                   :  1;
        unsigned int                                                              :  1;
        unsigned int ENABLE_TIMEOUT_FL_BURST                                      :  1;
        unsigned int ENABLE_TIMEOUT_FG_LOB_FWDR                                   :  1;
        unsigned int                                                              :  1;
        unsigned int BYPASS_SORT_RD_BA                                            :  1;
        unsigned int DISABLE_256B_COALESCE                                        :  1;
        unsigned int                                                              :  2;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_LQUAD_STUTTER_CONTROL {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int                                                              :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_LTILE_STUTTER_CONTROL {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int                                                              :  8;
        unsigned int TIMEOUT                                                      :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_MEM_ARB_WATERMARKS {
    struct {
        unsigned int CLIENT0_WATERMARK                                            :  3;
        unsigned int                                                              :  5;
        unsigned int CLIENT1_WATERMARK                                            :  3;
        unsigned int                                                              :  5;
        unsigned int CLIENT2_WATERMARK                                            :  3;
        unsigned int                                                              :  5;
        unsigned int CLIENT3_WATERMARK                                            :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT0_HI {
    struct {
        unsigned int COUNT_HI                                                     : 31;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT0_LOW {
    struct {
        unsigned int COUNT_LOW                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT1_HI {
    struct {
        unsigned int COUNT_HI                                                     : 31;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT1_LOW {
    struct {
        unsigned int COUNT_LOW                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT2_HI {
    struct {
        unsigned int COUNT_HI                                                     : 31;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT2_LOW {
    struct {
        unsigned int COUNT_LOW                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT3_HI {
    struct {
        unsigned int COUNT_HI                                                     : 31;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_OCCLUSION_COUNT3_LOW {
    struct {
        unsigned int COUNT_LOW                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_PRELOAD_CONTROL {
    struct {
        unsigned int START_X                                                      :  8;
        unsigned int START_Y                                                      :  8;
        unsigned int MAX_X                                                        :  8;
        unsigned int MAX_Y                                                        :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RENDER_CONTROL {
    struct {
        unsigned int DEPTH_CLEAR_ENABLE                                           :  1;
        unsigned int STENCIL_CLEAR_ENABLE                                         :  1;
        unsigned int DEPTH_COPY                                                   :  1;
        unsigned int STENCIL_COPY                                                 :  1;
        unsigned int RESUMMARIZE_ENABLE                                           :  1;
        unsigned int STENCIL_COMPRESS_DISABLE                                     :  1;
        unsigned int DEPTH_COMPRESS_DISABLE                                       :  1;
        unsigned int COPY_CENTROID                                                :  1;
        unsigned int COPY_SAMPLE                                                  :  4;
        unsigned int DECOMPRESS_ENABLE                                            :  1;
        unsigned int                                                              : 19;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 13;
        unsigned int                                                              :  1;
        unsigned int                                                              : 18;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 14;
        unsigned int                                                              :  1;
        unsigned int                                                              :  1;
        unsigned int OREO_MODE                                                    :  2;
        unsigned int FORCE_OREO_MODE                                              :  1;
        unsigned int FORCE_EXPORT_ORDER                                           :  1;
        unsigned int MAX_ALLOWED_TILES_IN_WAVE                                    :  4;
        unsigned int                                                              :  8;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RENDER_OVERRIDE {
    struct {
        unsigned int FORCE_HIZ_ENABLE                                             :  2;
        unsigned int FORCE_HIS_ENABLE0                                            :  2;
        unsigned int FORCE_HIS_ENABLE1                                            :  2;
        unsigned int FORCE_SHADER_Z_ORDER                                         :  1;
        unsigned int FAST_Z_DISABLE                                               :  1;
        unsigned int FAST_STENCIL_DISABLE                                         :  1;
        unsigned int NOOP_CULL_DISABLE                                            :  1;
        unsigned int FORCE_COLOR_KILL                                             :  1;
        unsigned int FORCE_Z_READ                                                 :  1;
        unsigned int FORCE_STENCIL_READ                                           :  1;
        unsigned int FORCE_FULL_Z_RANGE                                           :  2;
        unsigned int                                                              :  1;
        unsigned int DISABLE_VIEWPORT_CLAMP                                       :  1;
        unsigned int IGNORE_SC_ZRANGE                                             :  1;
        unsigned int DISABLE_FULLY_COVERED                                        :  1;
        unsigned int FORCE_Z_LIMIT_SUMM                                           :  2;
        unsigned int MAX_TILES_IN_DTT                                             :  5;
        unsigned int DISABLE_TILE_RATE_TILES                                      :  1;
        unsigned int FORCE_Z_DIRTY                                                :  1;
        unsigned int FORCE_STENCIL_DIRTY                                          :  1;
        unsigned int FORCE_Z_VALID                                                :  1;
        unsigned int FORCE_STENCIL_VALID                                          :  1;
        unsigned int PRESERVE_COMPRESSION                                         :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 15;
        unsigned int FORCE_QC_SMASK_CONFLICT                                      :  1;
        unsigned int                                                              : 16;
    } gfx09_10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RENDER_OVERRIDE2 {
    struct {
        unsigned int PARTIAL_SQUAD_LAUNCH_CONTROL                                 :  2;
        unsigned int PARTIAL_SQUAD_LAUNCH_COUNTDOWN                               :  3;
        unsigned int DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION                          :  1;
        unsigned int DISABLE_SMEM_EXPCLEAR_OPTIMIZATION                           :  1;
        unsigned int DISABLE_COLOR_ON_VALIDATION                                  :  1;
        unsigned int DECOMPRESS_Z_ON_FLUSH                                        :  1;
        unsigned int DISABLE_REG_SNOOP                                            :  1;
        unsigned int DEPTH_BOUNDS_HIER_DEPTH_DISABLE                              :  1;
        unsigned int SEPARATE_HIZS_FUNC_ENABLE                                    :  1;
        unsigned int HIZ_ZFUNC                                                    :  3;
        unsigned int HIS_SFUNC_FF                                                 :  3;
        unsigned int HIS_SFUNC_BF                                                 :  3;
        unsigned int PRESERVE_ZRANGE                                              :  1;
        unsigned int PRESERVE_SRESULTS                                            :  1;
        unsigned int DISABLE_FAST_PASS                                            :  1;
        unsigned int                                                              :  1;
        unsigned int ALLOW_PARTIAL_RES_HIER_KILL                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 27;
        unsigned int CENTROID_COMPUTATION_MODE                                    :  2;
        unsigned int                                                              :  3;
    } gfx103Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 29;
        unsigned int DISABLE_NOZ                                                  :  1;
        unsigned int                                                              :  2;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 26;
        unsigned int FORCE_VRS_RATE_FINE                                          :  1;
        unsigned int                                                              :  5;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RESERVED_REG_1 {
    struct {
        unsigned int FIELD_1                                                      : 11;
        unsigned int FIELD_2                                                      : 11;
        unsigned int                                                              : 10;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RESERVED_REG_2 {
    struct {
        unsigned int FIELD_1                                                      :  4;
        unsigned int FIELD_2                                                      :  4;
        unsigned int FIELD_3                                                      :  5;
        unsigned int FIELD_4                                                      :  2;
        unsigned int FIELD_5                                                      :  2;
        unsigned int FIELD_6                                                      :  2;
        unsigned int FIELD_7                                                      :  2;
        unsigned int                                                              :  7;
        unsigned int FIELD_8                                                      :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RESERVED_REG_3 {
    struct {
        unsigned int FIELD_1                                                      : 22;
        unsigned int                                                              : 10;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RING_CONTROL {
    struct {
        unsigned int COUNTER_CONTROL                                              :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RMI_BC_GL2_CACHE_CONTROL {
    struct {
        unsigned int Z_WR_POLICY                                                  :  2;
        unsigned int S_WR_POLICY                                                  :  2;
        unsigned int HTILE_WR_POLICY                                              :  2;
        unsigned int ZPCPSD_WR_POLICY                                             :  2;
        unsigned int                                                              :  8;
        unsigned int Z_RD_POLICY                                                  :  2;
        unsigned int S_RD_POLICY                                                  :  2;
        unsigned int HTILE_RD_POLICY                                              :  2;
        unsigned int                                                              :  9;
        unsigned int VOL                                                          :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RMI_CACHE_POLICY {
    struct {
        unsigned int Z_RD                                                         :  1;
        unsigned int S_RD                                                         :  1;
        unsigned int HTILE_RD                                                     :  1;
        unsigned int                                                              :  5;
        unsigned int Z_WR                                                         :  1;
        unsigned int S_WR                                                         :  1;
        unsigned int HTILE_WR                                                     :  1;
        unsigned int ZPCPSD_WR                                                    :  1;
        unsigned int                                                              :  4;
        unsigned int CC_RD                                                        :  1;
        unsigned int FMASK_RD                                                     :  1;
        unsigned int CMASK_RD                                                     :  1;
        unsigned int DCC_RD                                                       :  1;
        unsigned int                                                              :  4;
        unsigned int CC_WR                                                        :  1;
        unsigned int FMASK_WR                                                     :  1;
        unsigned int CMASK_WR                                                     :  1;
        unsigned int DCC_WR                                                       :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_RMI_L2_CACHE_CONTROL {
    struct {
        unsigned int Z_WR_POLICY                                                  :  2;
        unsigned int S_WR_POLICY                                                  :  2;
        unsigned int HTILE_WR_POLICY                                              :  2;
        unsigned int ZPCPSD_WR_POLICY                                             :  2;
        unsigned int                                                              :  8;
        unsigned int Z_RD_POLICY                                                  :  2;
        unsigned int S_RD_POLICY                                                  :  2;
        unsigned int HTILE_RD_POLICY                                              :  2;
        unsigned int                                                              :  2;
        unsigned int Z_BIG_PAGE                                                   :  1;
        unsigned int S_BIG_PAGE                                                   :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 26;
        unsigned int Z_NOALLOC                                                    :  1;
        unsigned int S_NOALLOC                                                    :  1;
        unsigned int HTILE_NOALLOC                                                :  1;
        unsigned int ZPCPSD_NOALLOC                                               :  1;
        unsigned int                                                              :  2;
    } mall;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_SHADER_CONTROL {
    struct {
        unsigned int Z_EXPORT_ENABLE                                              :  1;
        unsigned int STENCIL_TEST_VAL_EXPORT_ENABLE                               :  1;
        unsigned int STENCIL_OP_VAL_EXPORT_ENABLE                                 :  1;
        unsigned int                                                              :  1;
        unsigned int Z_ORDER                                                      :  2;
        unsigned int KILL_ENABLE                                                  :  1;
        unsigned int COVERAGE_TO_MASK_ENABLE                                      :  1;
        unsigned int MASK_EXPORT_ENABLE                                           :  1;
        unsigned int EXEC_ON_HIER_FAIL                                            :  1;
        unsigned int EXEC_ON_NOOP                                                 :  1;
        unsigned int ALPHA_TO_MASK_DISABLE                                        :  1;
        unsigned int DEPTH_BEFORE_SHADER                                          :  1;
        unsigned int CONSERVATIVE_Z_EXPORT                                        :  2;
        unsigned int DUAL_QUAD_DISABLE                                            :  1;
        unsigned int PRIMITIVE_ORDERED_PIXEL_SHADER                               :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 17;
        unsigned int EXEC_IF_OVERLAPPED                                           :  1;
        unsigned int                                                              :  2;
        unsigned int POPS_OVERLAP_NUM_SAMPLES                                     :  3;
        unsigned int                                                              :  9;
    } gfx09_10;
    struct {
        unsigned int                                                              : 23;
        unsigned int PRE_SHADER_DEPTH_COVERAGE_ENABLE                             :  1;
        unsigned int                                                              :  8;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int OREO_BLEND_ENABLE                                            :  1;
        unsigned int OVERRIDE_INTRINSIC_RATE_ENABLE                               :  1;
        unsigned int OVERRIDE_INTRINSIC_RATE                                      :  3;
        unsigned int                                                              :  3;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union DB_SPI_VRS_CENTER_LOCATION {
    struct {
        unsigned int CENTER_X_OFFSET_1X1                                          :  4;
        unsigned int CENTER_Y_OFFSET_1X1                                          :  4;
        unsigned int CENTER_X_OFFSET_2X1                                          :  4;
        unsigned int CENTER_Y_OFFSET_2X1                                          :  4;
        unsigned int CENTER_X_OFFSET_1X2                                          :  4;
        unsigned int CENTER_Y_OFFSET_1X2                                          :  4;
        unsigned int CENTER_X_OFFSET_2X2                                          :  4;
        unsigned int CENTER_Y_OFFSET_2X2                                          :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DB_SRESULTS_COMPARE_STATE0 {
    struct {
        unsigned int COMPAREFUNC0                                                 :  3;
        unsigned int                                                              :  1;
        unsigned int COMPAREVALUE0                                                :  8;
        unsigned int COMPAREMASK0                                                 :  8;
        unsigned int                                                              :  4;
        unsigned int ENABLE0                                                      :  1;
        unsigned int                                                              :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_SRESULTS_COMPARE_STATE1 {
    struct {
        unsigned int COMPAREFUNC1                                                 :  3;
        unsigned int                                                              :  1;
        unsigned int COMPAREVALUE1                                                :  8;
        unsigned int COMPAREMASK1                                                 :  8;
        unsigned int                                                              :  4;
        unsigned int ENABLE1                                                      :  1;
        unsigned int                                                              :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCILREFMASK {
    struct {
        unsigned int STENCILTESTVAL                                               :  8;
        unsigned int STENCILMASK                                                  :  8;
        unsigned int STENCILWRITEMASK                                             :  8;
        unsigned int STENCILOPVAL                                                 :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCILREFMASK_BF {
    struct {
        unsigned int STENCILTESTVAL_BF                                            :  8;
        unsigned int STENCILMASK_BF                                               :  8;
        unsigned int STENCILWRITEMASK_BF                                          :  8;
        unsigned int STENCILOPVAL_BF                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_CLEAR {
    struct {
        unsigned int CLEAR                                                        :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_CONTROL {
    struct {
        unsigned int STENCILFAIL                                                  :  4;
        unsigned int STENCILZPASS                                                 :  4;
        unsigned int STENCILZFAIL                                                 :  4;
        unsigned int STENCILFAIL_BF                                               :  4;
        unsigned int STENCILZPASS_BF                                              :  4;
        unsigned int STENCILZFAIL_BF                                              :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_INFO {
    struct {
        unsigned int FORMAT                                                       :  1;
        unsigned int                                                              :  3;
        unsigned int SW_MODE                                                      :  5;
        unsigned int                                                              :  3;
        unsigned int PARTIALLY_RESIDENT                                           :  1;
        unsigned int                                                              : 14;
        unsigned int ALLOW_EXPCLEAR                                               :  1;
        unsigned int                                                              :  1;
        unsigned int TILE_STENCIL_DISABLE                                         :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int FAULT_BEHAVIOR                                               :  2;
        unsigned int ITERATE_FLUSH                                                :  1;
        unsigned int                                                              : 14;
        unsigned int CLEAR_DISALLOWED                                             :  1;
        unsigned int                                                              :  1;
    } gfx09;
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_FIELD_1                                             :  3;
        unsigned int                                                              : 16;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_FIELD_1                                             :  3;
        unsigned int                                                              : 16;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              :  9;
        unsigned int FAULT_BEHAVIOR                                               :  2;
        unsigned int ITERATE_FLUSH                                                :  1;
        unsigned int                                                              :  8;
        unsigned int ITERATE_256                                                  :  1;
        unsigned int                                                              : 11;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_INFO2 {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_READ_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_READ_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_WRITE_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_STENCIL_WRITE_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_SUBTILE_CONTROL {
    struct {
        unsigned int MSAA1_X                                                      :  2;
        unsigned int MSAA1_Y                                                      :  2;
        unsigned int MSAA2_X                                                      :  2;
        unsigned int MSAA2_Y                                                      :  2;
        unsigned int MSAA4_X                                                      :  2;
        unsigned int MSAA4_Y                                                      :  2;
        unsigned int MSAA8_X                                                      :  2;
        unsigned int MSAA8_Y                                                      :  2;
        unsigned int MSAA16_X                                                     :  2;
        unsigned int MSAA16_Y                                                     :  2;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union DB_VRS_OVERRIDE_CNTL {
    struct {
        unsigned int VRS_OVERRIDE_RATE_COMBINER_MODE                              :  3;
        unsigned int                                                              :  1;
        unsigned int VRS_OVERRIDE_RATE_X                                          :  2;
        unsigned int VRS_OVERRIDE_RATE_Y                                          :  2;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DB_WATERMARKS {
    struct {
        unsigned int DEPTH_FREE                                                   :  5;
        unsigned int DEPTH_FLUSH                                                  :  6;
        unsigned int FORCE_SUMMARIZE                                              :  4;
        unsigned int DEPTH_PENDING_FREE                                           :  5;
        unsigned int DEPTH_CACHELINE_FREE                                         :  8;
        unsigned int                                                              :  2;
        unsigned int AUTO_FLUSH_HTILE                                             :  1;
        unsigned int AUTO_FLUSH_QUAD                                              :  1;
    } gfx09;
    struct {
        unsigned int DEPTH_FREE                                                   :  8;
        unsigned int DEPTH_FLUSH                                                  :  8;
        unsigned int DEPTH_PENDING_FREE                                           :  8;
        unsigned int DEPTH_CACHELINE_FREE                                         :  8;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_ZPASS_COUNT_HI {
    struct {
        unsigned int COUNT_HI                                                     : 31;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_ZPASS_COUNT_LOW {
    struct {
        unsigned int COUNT_LOW                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_Z_INFO {
    struct {
        unsigned int FORMAT                                                       :  2;
        unsigned int NUM_SAMPLES                                                  :  2;
        unsigned int SW_MODE                                                      :  5;
        unsigned int                                                              :  3;
        unsigned int PARTIALLY_RESIDENT                                           :  1;
        unsigned int                                                              :  3;
        unsigned int MAXMIP                                                       :  4;
        unsigned int                                                              :  3;
        unsigned int DECOMPRESS_ON_N_ZPLANES                                      :  4;
        unsigned int ALLOW_EXPCLEAR                                               :  1;
        unsigned int READ_SIZE                                                    :  1;
        unsigned int TILE_SURFACE_ENABLE                                          :  1;
        unsigned int                                                              :  1;
        unsigned int ZRANGE_PRECISION                                             :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int FAULT_BEHAVIOR                                               :  2;
        unsigned int ITERATE_FLUSH                                                :  1;
        unsigned int                                                              : 14;
        unsigned int CLEAR_DISALLOWED                                             :  1;
        unsigned int                                                              :  1;
    } gfx09;
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_FIELD_1                                             :  3;
        unsigned int                                                              : 16;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_FIELD_1                                             :  3;
        unsigned int                                                              : 16;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              :  9;
        unsigned int FAULT_BEHAVIOR                                               :  2;
        unsigned int ITERATE_FLUSH                                                :  1;
        unsigned int                                                              :  8;
        unsigned int ITERATE_256                                                  :  1;
        unsigned int                                                              : 11;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_Z_INFO2 {
    struct {
        unsigned int EPITCH                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_Z_READ_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_Z_READ_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_Z_WRITE_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DB_Z_WRITE_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi0 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi1 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi2 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi3 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi4 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi5 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi6 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlHi7 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo0 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo1 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo2 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo3 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo4 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo5 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo6 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtlLo7 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi0 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi1 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi2 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi3 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi4 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi5 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi6 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrHi7 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo0 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo1 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo2 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo3 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo4 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo5 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo6 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32
union DF_MCD_PIE_AON_PerfMonCtrLo7 {
#if CHIP_HDR_NAVI31
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DF_PIE_AON_PerfMonCtlHi0 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi1 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi2 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi3 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi4 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi5 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi6 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlHi7 {
    struct {
        unsigned int EventSelect_11_8                                             :  4;
        unsigned int                                                              : 25;
        unsigned int EventSelect_13_12                                            :  2;
        unsigned int BypassEn                                                     :  1;
    } most;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } gfx110;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } raphael;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi8 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi9 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi10 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi11 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi12 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi13 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi14 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlHi15 {
    struct {
        unsigned int EventSelectHi                                                :  6;
        unsigned int                                                              :  2;
        unsigned int Filter                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DF_PIE_AON_PerfMonCtlLo0 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo1 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo2 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo3 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo4 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo5 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo6 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtlLo7 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int                                                              :  2;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } gfx101;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int                                                              :  2;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } rembrandt;
#endif
    struct {
        unsigned int                                                              : 21;
        unsigned int Mp1Int                                                       :  1;
        unsigned int                                                              : 10;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo8 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo9 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo10 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo11 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo12 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo13 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo14 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtlLo15 {
    struct {
        unsigned int EventSelect_7_0                                              :  8;
        unsigned int UnitMaskLo                                                   :  8;
        unsigned int                                                              :  3;
        unsigned int DsmTrig                                                      :  1;
        unsigned int Mp1Int                                                       :  1;
        unsigned int BypassEn                                                     :  1;
        unsigned int En                                                           :  1;
        unsigned int                                                              :  1;
        unsigned int UnitMaskHi                                                   :  4;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DF_PIE_AON_PerfMonCtrHi0 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi1 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi2 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi3 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi4 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi5 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi6 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrHi7 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi8 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi9 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi10 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi11 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi12 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi13 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi14 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrHi15 {
    struct {
        unsigned int CTR_47_32                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union DF_PIE_AON_PerfMonCtrLo0 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo1 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo2 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo3 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo4 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo5 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo6 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union DF_PIE_AON_PerfMonCtrLo7 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo8 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo9 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo10 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo11 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo12 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo13 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo14 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_RAPHAEL
union DF_PIE_AON_PerfMonCtrLo15 {
    struct {
        unsigned int CTR_31_0                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GB_ADDR_CONFIG {
    struct {
        unsigned int NUM_PIPES                                                    :  3;
        unsigned int PIPE_INTERLEAVE_SIZE                                         :  3;
        unsigned int MAX_COMPRESSED_FRAGS                                         :  2;
        unsigned int                                                              : 11;
        unsigned int NUM_SHADER_ENGINES                                           :  2;
        unsigned int                                                              :  5;
        unsigned int NUM_RB_PER_SE                                                :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int BANK_INTERLEAVE_SIZE                                         :  3;
        unsigned int                                                              :  1;
        unsigned int NUM_BANKS                                                    :  3;
        unsigned int                                                              :  1;
        unsigned int SHADER_ENGINE_TILE_SIZE                                      :  3;
        unsigned int                                                              :  2;
        unsigned int NUM_GPUS                                                     :  3;
        unsigned int MULTI_GPU_TILE_SIZE                                          :  2;
        unsigned int                                                              :  2;
        unsigned int ROW_SIZE                                                     :  2;
        unsigned int NUM_LOWER_PIPES                                              :  1;
        unsigned int SE_ENABLE                                                    :  1;
    } gfx09;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  8;
        unsigned int NUM_PKRS                                                     :  3;
        unsigned int                                                              : 21;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GB_ADDR_CONFIG_READ {
    struct {
        unsigned int NUM_PIPES                                                    :  3;
        unsigned int PIPE_INTERLEAVE_SIZE                                         :  3;
        unsigned int MAX_COMPRESSED_FRAGS                                         :  2;
        unsigned int                                                              : 11;
        unsigned int NUM_SHADER_ENGINES                                           :  2;
        unsigned int                                                              :  5;
        unsigned int NUM_RB_PER_SE                                                :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int BANK_INTERLEAVE_SIZE                                         :  3;
        unsigned int                                                              :  1;
        unsigned int NUM_BANKS                                                    :  3;
        unsigned int                                                              :  1;
        unsigned int SHADER_ENGINE_TILE_SIZE                                      :  3;
        unsigned int                                                              :  2;
        unsigned int NUM_GPUS                                                     :  3;
        unsigned int MULTI_GPU_TILE_SIZE                                          :  2;
        unsigned int                                                              :  2;
        unsigned int ROW_SIZE                                                     :  2;
        unsigned int NUM_LOWER_PIPES                                              :  1;
        unsigned int SE_ENABLE                                                    :  1;
    } gfx09;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  8;
        unsigned int NUM_PKRS                                                     :  3;
        unsigned int                                                              : 21;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER2_MODE {
    struct {
        unsigned int COMPARE_MODE0                                                :  2;
        unsigned int COMPARE_MODE1                                                :  2;
        unsigned int COMPARE_MODE2                                                :  2;
        unsigned int COMPARE_MODE3                                                :  2;
        unsigned int COMPARE_VALUE0                                               :  4;
        unsigned int COMPARE_VALUE1                                               :  4;
        unsigned int COMPARE_VALUE2                                               :  4;
        unsigned int COMPARE_VALUE3                                               :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCEA_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER2_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER3_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER4_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER5_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER6_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER7_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCMC_VM_L2_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL1                                                    :  9;
        unsigned int                                                              : 13;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL2                                                    :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL3                                                    :  9;
        unsigned int                                                              : 13;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCR_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 15;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int CNTL_MODE                                                    :  4;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_0_MODE {
    struct {
        unsigned int COMPARE_MODE0                                                :  2;
        unsigned int COMPARE_MODE1                                                :  2;
        unsigned int COMPARE_MODE2                                                :  2;
        unsigned int COMPARE_MODE3                                                :  2;
        unsigned int COMPARE_VALUE0                                               :  4;
        unsigned int COMPARE_VALUE1                                               :  4;
        unsigned int COMPARE_VALUE2                                               :  4;
        unsigned int COMPARE_VALUE3                                               :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_1_MODE {
    struct {
        unsigned int COMPARE_MODE0                                                :  2;
        unsigned int COMPARE_MODE1                                                :  2;
        unsigned int COMPARE_MODE2                                                :  2;
        unsigned int COMPARE_MODE3                                                :  2;
        unsigned int COMPARE_VALUE0                                               :  4;
        unsigned int COMPARE_VALUE1                                               :  4;
        unsigned int COMPARE_VALUE2                                               :  4;
        unsigned int COMPARE_VALUE3                                               :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GCVML2_PERFCOUNTER2_1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER2_MODE {
    struct {
        unsigned int COMPARE_MODE0                                                :  2;
        unsigned int COMPARE_MODE1                                                :  2;
        unsigned int COMPARE_MODE2                                                :  2;
        unsigned int COMPARE_MODE3                                                :  2;
        unsigned int COMPARE_VALUE0                                               :  4;
        unsigned int COMPARE_VALUE1                                               :  4;
        unsigned int COMPARE_VALUE2                                               :  4;
        unsigned int COMPARE_VALUE3                                               :  4;
        unsigned int                                                              :  8;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } most;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } apu103;
#if  CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE0                                                   :  4;
    } apu11;
#endif
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } gfx101;
#if CHIP_HDR_NAVI32
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE0                                                   :  4;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GC_ATC_L2_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT2                                          : 10;
        unsigned int PERFCOUNTER_SELECT3                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GDS_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GDS_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GDS_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GDS_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GDS_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GDS_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE1_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_DIST_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 22;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE0                                                   :  4;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE2_SE_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } gfx103;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GE_CNTL {
    struct {
        unsigned int                                                              : 19;
        unsigned int PACKET_TO_ONE_PA                                             :  1;
        unsigned int                                                              : 12;
    } bits, bitfields;
    struct {
        unsigned int PRIM_GRP_SIZE                                                :  9;
        unsigned int VERT_GRP_SIZE                                                :  9;
        unsigned int BREAK_WAVE_AT_EOI                                            :  1;
        unsigned int                                                              : 13;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PRIMS_PER_SUBGRP                                             :  9;
        unsigned int VERTS_PER_SUBGRP                                             :  9;
        unsigned int BREAK_SUBGRP_AT_EOI                                          :  1;
        unsigned int                                                              :  1;
        unsigned int BREAK_PRIMGRP_AT_EOI                                         :  1;
        unsigned int PRIM_GRP_SIZE                                                :  9;
        unsigned int GCR_DISABLE                                                  :  1;
        unsigned int DIS_PG_SIZE_ADJUST_FOR_STRIP                                 :  1;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_DMA_FIRST_INDEX {
    struct {
        unsigned int FIRST_INDEX                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_FAST_CLKS {
    struct {
        unsigned int                                                              : 30;
        unsigned int LOCK                                                         :  1;
        unsigned int FORCE_FAST_CLK                                               :  1;
    } most;
    struct {
        unsigned int HYSTERESIS                                                   : 30;
        unsigned int                                                              :  2;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI32
union GE_FED_STATUS {
    struct {
        unsigned int DMA_C0_FED_ERROR                                             :  1;
        unsigned int DMA_C1_FED_ERROR                                             :  1;
        unsigned int TF_REQ_FED_ERROR                                             :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union GE_GS_FAST_LAUNCH_WG_DIM {
    struct {
        unsigned int GS_FL_DIM_X                                                  : 16;
        unsigned int GS_FL_DIM_Y                                                  : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union GE_GS_FAST_LAUNCH_WG_DIM_1 {
    struct {
        unsigned int GS_FL_DIM_Z                                                  : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GE_INDX_OFFSET {
    struct {
        unsigned int INDX_OFFSET                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_MAX_OUTPUT_PER_SUBGROUP {
    struct {
        unsigned int MAX_VERTS_PER_SUBGROUP                                       : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_MAX_VTX_INDX {
    struct {
        unsigned int MAX_INDX                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_MIN_VTX_INDX {
    struct {
        unsigned int MIN_INDX                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_MULTI_PRIM_IB_RESET_EN {
    struct {
        unsigned int RESET_EN                                                     :  1;
        unsigned int MATCH_ALL_BITS                                               :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  2;
        unsigned int DISABLE_FOR_AUTO_INDEX                                       :  1;
        unsigned int                                                              : 29;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_NGG_SUBGRP_CNTL {
    struct {
        unsigned int PRIM_AMP_FACTOR                                              :  9;
        unsigned int THDS_PER_SUBGRP                                              :  9;
        unsigned int                                                              : 14;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union GE_PA_IF_SAFE_REG {
    struct {
        unsigned int GE_PA_CSB                                                    : 10;
        unsigned int GE_PA_PAYLOAD                                                : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GE_PC_ALLOC {
    struct {
        unsigned int OVERSUB_EN                                                   :  1;
        unsigned int NUM_PC_LINES                                                 : 10;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PC_CNTL {
    struct {
        unsigned int PC_SIZE                                                      : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 18;
        unsigned int WAVES_WITH_NO_GRANT                                          :  4;
        unsigned int                                                              : 10;
    } gfx103Derivative;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int EN_GEN_0_1_LATE_ALLOC                                        :  1;
        unsigned int                                                              : 15;
    } gfx10Core;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 17;
        unsigned int NO_RESERVATION_EN                                            :  1;
        unsigned int                                                              : 14;
    } gfx10Vrs;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE0                                                   :  4;
        unsigned int PERF_MODE1                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER4_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER4_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER4_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER5_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER5_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER5_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER6_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER6_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER6_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER7_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER7_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER7_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER8_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER8_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER8_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER9_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER9_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER9_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER10_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER10_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER10_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER11_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER11_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PERFCOUNTER11_SELECT {
    struct {
        unsigned int PERF_SEL0                                                    : 10;
        unsigned int                                                              : 18;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_PRIV_CONTROL {
    struct {
        unsigned int                                                              :  1;
        unsigned int CLAMP_PRIMGRP_SIZE                                           :  9;
        unsigned int RESET_ON_PIPELINE_CHANGE                                     :  1;
        unsigned int                                                              : 21;
    } bits, bitfields;
    struct {
        unsigned int DISCARD_LEGACY                                               :  1;
        unsigned int                                                              : 31;
    } gfx10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 15;
        unsigned int FGCG_OVERRIDE                                                :  1;
        unsigned int CLAMP_HS_OFFCHIP_PER_SE_OVERRIDE                             :  1;
        unsigned int                                                              : 15;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 16;
        unsigned int DISABLE_ACCUM_AGM                                            :  1;
        unsigned int                                                              : 14;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union GE_RATE_CNTL_1 {
    struct {
        unsigned int ADD_X_CLKS_LS_VERT                                           :  4;
        unsigned int AFTER_Y_TRANS_LS_VERT                                        :  4;
        unsigned int ADD_X_CLKS_HS_VERT                                           :  4;
        unsigned int AFTER_Y_TRANS_HS_VERT                                        :  4;
        unsigned int ADD_X_CLKS_ES_VERT                                           :  4;
        unsigned int AFTER_Y_TRANS_ES_VERT                                        :  4;
        unsigned int ADD_X_CLKS_GS_PRIM                                           :  4;
        unsigned int AFTER_Y_TRANS_GS_PRIM                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union GE_RATE_CNTL_2 {
    struct {
        unsigned int ADD_X_CLKS_VS_VERT                                           :  4;
        unsigned int AFTER_Y_TRANS_VS_VERT                                        :  4;
        unsigned int ADD_X_CLKS_PA_PRIM                                           :  4;
        unsigned int AFTER_Y_TRANS_PA_PRIM                                        :  4;
        unsigned int ADD_X_CLKS_MERGED_HS_GS                                      :  4;
        unsigned int ADD_X_CLKS_MERGED_LS_ES                                      :  4;
        unsigned int MERGED_HS_GS_MODE                                            :  1;
        unsigned int MERGED_LS_ES_MODE                                            :  1;
        unsigned int ENABLE_RATE_CNTL                                             :  1;
        unsigned int SWAP_PRIORITY                                                :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union GE_SPI_IF_SAFE_REG {
    struct {
        unsigned int GE_SPI_LS_ES_DATA                                            :  6;
        unsigned int GE_SPI_HS_GS_DATA                                            :  6;
        unsigned int GE_SPI_GRP                                                   :  6;
        unsigned int                                                              : 14;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GE_STATUS {
    struct {
        unsigned int PERFCOUNTER_STATUS                                           :  1;
        unsigned int THREAD_TRACE_STATUS                                          :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_STEREO_CNTL {
    struct {
        unsigned int RT_SLICE                                                     :  3;
        unsigned int VIEWPORT                                                     :  4;
        unsigned int                                                              :  1;
        unsigned int EN_STEREO                                                    :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_USER_VGPR1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_USER_VGPR2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_USER_VGPR3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GE_USER_VGPR_EN {
    struct {
        unsigned int EN_USER_VGPR1                                                :  1;
        unsigned int EN_USER_VGPR2                                                :  1;
        unsigned int EN_USER_VGPR3                                                :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union GE_VRS_RATE {
    struct {
        unsigned int RATE_X                                                       :  2;
        unsigned int                                                              :  2;
        unsigned int RATE_Y                                                       :  2;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GL1A_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1A_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL1C_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2A_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GL2C_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_CHIP_REVISION {
    struct {
        unsigned int CHIP_REVISION                                                :  8;
        unsigned int                                                              : 24;
    } core;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_GFX_INDEX {
    struct {
        unsigned int                                                              : 16;
        unsigned int SE_INDEX                                                     :  8;
        unsigned int                                                              :  6;
        unsigned int INSTANCE_BROADCAST_WRITES                                    :  1;
        unsigned int SE_BROADCAST_WRITES                                          :  1;
    } bits, bitfields;
    struct {
        unsigned int INSTANCE_INDEX                                               :  8;
        unsigned int                                                              : 24;
    } most;
    struct {
        unsigned int                                                              :  8;
        unsigned int SH_INDEX                                                     :  8;
        unsigned int                                                              : 13;
        unsigned int SH_BROADCAST_WRITES                                          :  1;
        unsigned int                                                              :  2;
    } gfx09;
    struct {
        unsigned int                                                              :  8;
        unsigned int SA_INDEX                                                     :  8;
        unsigned int                                                              : 13;
        unsigned int SA_BROADCAST_WRITES                                          :  1;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_GFX_INDEX_SR_DATA {
    struct {
        unsigned int INSTANCE_INDEX                                               :  8;
        unsigned int                                                              :  8;
        unsigned int SE_INDEX                                                     :  8;
        unsigned int                                                              :  6;
        unsigned int INSTANCE_BROADCAST_WRITES                                    :  1;
        unsigned int SE_BROADCAST_WRITES                                          :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int SH_INDEX                                                     :  8;
        unsigned int                                                              : 13;
        unsigned int SH_BROADCAST_WRITES                                          :  1;
        unsigned int                                                              :  2;
    } gfx09;
    struct {
        unsigned int                                                              :  8;
        unsigned int SA_INDEX                                                     :  8;
        unsigned int                                                              : 13;
        unsigned int SA_BROADCAST_WRITES                                          :  1;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_GFX_INDEX_SR_SELECT {
    struct {
        unsigned int INDEX                                                        :  3;
        unsigned int                                                              : 29;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int VF_PF                                                        :  1;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int GRBM_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CP_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int GDS_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RLC_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  2;
        unsigned int UTCL2_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 30;
        unsigned int EA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
    } core;
    struct {
        unsigned int                                                              : 12;
        unsigned int VGT_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 10;
        unsigned int IA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  3;
        unsigned int TC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int WD_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int                                                              : 27;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GE_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  3;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER0_SELECT_HI {
    struct {
        unsigned int                                                              :  1;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL2CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int SDMA_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int CH_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int PH_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  2;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int PMM_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GUS_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 24;
    } gfx10CorePlus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              : 22;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int GRBM_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CP_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int GDS_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RLC_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  2;
        unsigned int UTCL2_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 30;
        unsigned int EA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
    } core;
    struct {
        unsigned int                                                              : 12;
        unsigned int VGT_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 10;
        unsigned int IA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  3;
        unsigned int TC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int WD_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int                                                              : 27;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GE_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  3;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_PERFCOUNTER1_SELECT_HI {
    struct {
        unsigned int                                                              :  1;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL2CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int SDMA_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int CH_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int PH_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  2;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int PMM_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GUS_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 24;
    } gfx10CorePlus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              : 22;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE0_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE0_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE0_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  9;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int VGT_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              :  6;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 26;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  4;
    } gfx11;
#endif
#if CHIP_HDR_NAVI31
    struct {
        unsigned int                                                              : 28;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int                                                              : 28;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE1_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE1_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE1_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  9;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 19;
        unsigned int VGT_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              :  6;
    } gfx10CorePlus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 26;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  4;
    } gfx11;
#endif
#if CHIP_HDR_NAVI31
    struct {
        unsigned int                                                              : 28;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int                                                              : 28;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE2_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE2_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE2_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 19;
        unsigned int VGT_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              :  6;
    } gfx10Core;
#if CHIP_HDR_NAVI31
    struct {
        unsigned int                                                              : 28;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int                                                              : 28;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv32;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  4;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE3_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE3_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GRBM_SE3_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 19;
        unsigned int VGT_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int                                                              :  6;
    } gfx10Core;
#if CHIP_HDR_NAVI31
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int                                                              : 23;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } nv32;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI31
union GRBM_SE4_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE4_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE4_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE5_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE5_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE5_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE6_PERFCOUNTER_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE6_PERFCOUNTER_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31
union GRBM_SE6_PERFCOUNTER_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  6;
        unsigned int                                                              :  4;
        unsigned int DB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int CB_CLEAN_USER_DEFINED_MASK                                   :  1;
        unsigned int TA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SX_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int SPI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int SC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int DB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int CB_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int                                                              :  1;
        unsigned int PA_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int BCI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int RMI_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int UTCL1_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int TCP_BUSY_USER_DEFINED_MASK                                   :  1;
        unsigned int GL1CC_BUSY_USER_DEFINED_MASK                                 :  1;
        unsigned int GL1H_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int PC_BUSY_USER_DEFINED_MASK                                    :  1;
        unsigned int SEDC_BUSY_USER_DEFINED_MASK                                  :  1;
        unsigned int                                                              :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union GUS_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER2_MODE {
    struct {
        unsigned int COMPARE_MODE0                                                :  2;
        unsigned int COMPARE_MODE1                                                :  2;
        unsigned int COMPARE_MODE2                                                :  2;
        unsigned int COMPARE_MODE3                                                :  2;
        unsigned int COMPARE_VALUE0                                               :  4;
        unsigned int COMPARE_VALUE1                                               :  4;
        unsigned int COMPARE_VALUE2                                               :  4;
        unsigned int COMPARE_VALUE3                                               :  4;
        unsigned int                                                              :  8;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union GUS_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_CNTL_STATUS {
    struct {
        unsigned int IA_BUSY                                                      :  1;
        unsigned int IA_DMA_BUSY                                                  :  1;
        unsigned int IA_DMA_REQ_BUSY                                              :  1;
        unsigned int IA_GRP_BUSY                                                  :  1;
        unsigned int IA_ADC_BUSY                                                  :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_ENHANCE {
    struct {
        unsigned int MISC                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_MULTI_VGT_PARAM {
    struct {
        unsigned int PRIMGROUP_SIZE                                               : 16;
        unsigned int PARTIAL_VS_WAVE_ON                                           :  1;
        unsigned int SWITCH_ON_EOP                                                :  1;
        unsigned int PARTIAL_ES_WAVE_ON                                           :  1;
        unsigned int SWITCH_ON_EOI                                                :  1;
        unsigned int WD_SWITCH_ON_EOP                                             :  1;
        unsigned int                                                              : 11;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 21;
        unsigned int EN_INST_OPT_BASIC                                            :  1;
        unsigned int EN_INST_OPT_ADV                                              :  1;
        unsigned int HW_USE_ONLY                                                  :  1;
        unsigned int                                                              :  8;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_MULTI_VGT_PARAM_BC {
    struct {
        unsigned int RESERVED                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_MULTI_VGT_PARAM_PIPED {
    struct {
        unsigned int PRIMGROUP_SIZE                                               : 16;
        unsigned int PARTIAL_VS_WAVE_ON                                           :  1;
        unsigned int SWITCH_ON_EOP                                                :  1;
        unsigned int PARTIAL_ES_WAVE_ON                                           :  1;
        unsigned int SWITCH_ON_EOI                                                :  1;
        unsigned int WD_SWITCH_ON_EOP                                             :  1;
        unsigned int EN_INST_OPT_BASIC                                            :  1;
        unsigned int EN_INST_OPT_ADV                                              :  1;
        unsigned int HW_USE_ONLY                                                  :  1;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_UTCL1_CNTL {
    struct {
        unsigned int XNACK_REDO_TIMER_CNT                                         : 20;
        unsigned int                                                              :  3;
        unsigned int VMID_RESET_MODE                                              :  1;
        unsigned int DROP_MODE                                                    :  1;
        unsigned int BYPASS                                                       :  1;
        unsigned int INVALIDATE                                                   :  1;
        unsigned int FRAG_LIMIT_MODE                                              :  1;
        unsigned int FORCE_SNOOP                                                  :  1;
        unsigned int                                                              :  3;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int FORCE_SD_VMID_DIRTY                                          :  1;
        unsigned int                                                              :  2;
    } gfx09;
    struct {
        unsigned int                                                              : 29;
        unsigned int MTYPE_OVERRIDE                                               :  1;
        unsigned int                                                              :  2;
    } gfx10Plus;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 30;
        unsigned int LLC_NOALLOC_OVERRIDE                                         :  1;
        unsigned int                                                              :  1;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 30;
        unsigned int LLC_NOALLOC_OVERRIDE                                         :  1;
        unsigned int                                                              :  1;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_UTCL1_STATUS {
    struct {
        unsigned int FAULT_DETECTED                                               :  1;
        unsigned int RETRY_DETECTED                                               :  1;
        unsigned int PRT_DETECTED                                                 :  1;
        unsigned int                                                              :  5;
        unsigned int FAULT_UTCL1ID                                                :  6;
        unsigned int                                                              :  2;
        unsigned int RETRY_UTCL1ID                                                :  6;
        unsigned int                                                              :  2;
        unsigned int PRT_UTCL1ID                                                  :  6;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union IA_UTCL1_STATUS_2 {
    struct {
        unsigned int IA_BUSY                                                      :  1;
        unsigned int IA_DMA_BUSY                                                  :  1;
        unsigned int IA_DMA_REQ_BUSY                                              :  1;
        unsigned int IA_GRP_BUSY                                                  :  1;
        unsigned int IA_ADC_BUSY                                                  :  1;
        unsigned int FAULT_DETECTED                                               :  1;
        unsigned int RETRY_DETECTED                                               :  1;
        unsigned int PRT_DETECTED                                                 :  1;
        unsigned int FAULT_UTCL1ID                                                :  6;
        unsigned int                                                              :  2;
        unsigned int RETRY_UTCL1ID                                                :  6;
        unsigned int                                                              :  2;
        unsigned int PRT_UTCL1ID                                                  :  6;
        unsigned int                                                              :  2;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER2_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER3_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER4_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER5_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER6_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER7_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MC_VM_L2_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union MP1_SMN_FPS_CNT {
    struct {
        unsigned int COUNT                                                        : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_CLIP_CNTL {
    struct {
        unsigned int UCP_ENA_0                                                    :  1;
        unsigned int UCP_ENA_1                                                    :  1;
        unsigned int UCP_ENA_2                                                    :  1;
        unsigned int UCP_ENA_3                                                    :  1;
        unsigned int UCP_ENA_4                                                    :  1;
        unsigned int UCP_ENA_5                                                    :  1;
        unsigned int                                                              :  7;
        unsigned int PS_UCP_Y_SCALE_NEG                                           :  1;
        unsigned int PS_UCP_MODE                                                  :  2;
        unsigned int CLIP_DISABLE                                                 :  1;
        unsigned int UCP_CULL_ONLY_ENA                                            :  1;
        unsigned int BOUNDARY_EDGE_FLAG_ENA                                       :  1;
        unsigned int DX_CLIP_SPACE_DEF                                            :  1;
        unsigned int DIS_CLIP_ERR_DETECT                                          :  1;
        unsigned int VTX_KILL_OR                                                  :  1;
        unsigned int DX_RASTERIZATION_KILL                                        :  1;
        unsigned int                                                              :  1;
        unsigned int DX_LINEAR_ATTR_CLIP_ENA                                      :  1;
        unsigned int VTE_VPORT_PROVOKE_DISABLE                                    :  1;
        unsigned int ZCLIP_NEAR_DISABLE                                           :  1;
        unsigned int ZCLIP_FAR_DISABLE                                            :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 28;
        unsigned int ZCLIP_PROG_NEAR_ENA                                          :  1;
        unsigned int                                                              :  3;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_CNTL_STATUS {
    struct {
        unsigned int UTC_FAULT_DETECTED                                           :  1;
        unsigned int UTC_RETRY_DETECTED                                           :  1;
        unsigned int UTC_PRT_DETECTED                                             :  1;
        unsigned int                                                              : 29;
    } most;
    struct {
        unsigned int                                                              : 31;
        unsigned int CL_BUSY                                                      :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_ENHANCE {
    struct {
        unsigned int CLIP_VTX_REORDER_ENA                                         :  1;
        unsigned int NUM_CLIP_SEQ                                                 :  2;
        unsigned int CLIPPED_PRIM_SEQ_STALL                                       :  1;
        unsigned int VE_NAN_PROC_DISABLE                                          :  1;
        unsigned int XTRA_DEBUG_REG_SEL                                           :  1;
        unsigned int IGNORE_PIPELINE_RESET                                        :  1;
        unsigned int KILL_INNER_EDGE_FLAGS                                        :  1;
        unsigned int NGG_PA_TO_ALL_SC                                             :  1;
        unsigned int TC_LATENCY_TIME_STAMP_RESOLUTION                             :  2;
        unsigned int NGG_BYPASS_PRIM_FILTER                                       :  1;
        unsigned int NGG_SIDEBAND_MEMORY_DEPTH                                    :  2;
        unsigned int NGG_PRIM_INDICES_FIFO_DEPTH                                  :  3;
        unsigned int                                                              : 11;
        unsigned int ECO_SPARE3                                                   :  1;
        unsigned int ECO_SPARE2                                                   :  1;
        unsigned int ECO_SPARE1                                                   :  1;
        unsigned int ECO_SPARE0                                                   :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 18;
        unsigned int OUTPUT_SWITCH_TO_LEGACY_EVENT                                :  1;
        unsigned int NO_SWITCH_TO_LEGACY_AFTER_VMID_RESET                         :  1;
        unsigned int POLY_INNER_EDGE_FLAG_DISABLE                                 :  1;
        unsigned int TC_REQUEST_PERF_CNTR_ENABLE                                  :  1;
        unsigned int                                                              : 10;
    } most;
    struct {
        unsigned int                                                              : 17;
        unsigned int PROG_NEAR_CLIP_PLANE_ENABLE                                  :  1;
        unsigned int                                                              : 14;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 22;
        unsigned int DISABLE_PA_PH_INTF_FINE_CLOCK_GATE                           :  1;
        unsigned int                                                              :  9;
    } gfx10;
    struct {
        unsigned int                                                              : 23;
        unsigned int                                                              :  1;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 24;
        unsigned int CLAMP_NEGATIVE_BB_TO_ZERO                                    :  1;
        unsigned int                                                              :  7;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 18;
        unsigned int POLY_INNER_EDGE_FLAG_DISABLE                                 :  1;
        unsigned int TC_REQUEST_PERF_CNTR_ENABLE                                  :  1;
        unsigned int DISABLE_PA_PH_INTF_FINE_CLOCK_GATE                           :  1;
        unsigned int DISABLE_PA_SX_REQ_INTF_FINE_CLOCK_GATE                       :  1;
        unsigned int ENABLE_PA_RATE_CNTL                                          :  1;
        unsigned int CLAMP_NEGATIVE_BB_TO_ZERO                                    :  1;
        unsigned int                                                              :  8;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_GB_HORZ_CLIP_ADJ {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_GB_HORZ_DISC_ADJ {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_GB_VERT_CLIP_ADJ {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_GB_VERT_DISC_ADJ {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_NANINF_CNTL {
    struct {
        unsigned int VTE_XY_INF_DISCARD                                           :  1;
        unsigned int VTE_Z_INF_DISCARD                                            :  1;
        unsigned int VTE_W_INF_DISCARD                                            :  1;
        unsigned int VTE_0XNANINF_IS_0                                            :  1;
        unsigned int VTE_XY_NAN_RETAIN                                            :  1;
        unsigned int VTE_Z_NAN_RETAIN                                             :  1;
        unsigned int VTE_W_NAN_RETAIN                                             :  1;
        unsigned int VTE_W_RECIP_NAN_IS_0                                         :  1;
        unsigned int VS_XY_NAN_TO_INF                                             :  1;
        unsigned int VS_XY_INF_RETAIN                                             :  1;
        unsigned int VS_Z_NAN_TO_INF                                              :  1;
        unsigned int VS_Z_INF_RETAIN                                              :  1;
        unsigned int VS_W_NAN_TO_INF                                              :  1;
        unsigned int VS_W_INF_RETAIN                                              :  1;
        unsigned int VS_CLIP_DIST_INF_DISCARD                                     :  1;
        unsigned int                                                              :  5;
        unsigned int VTE_NO_OUTPUT_NEG_0                                          :  1;
        unsigned int                                                              : 11;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_NGG_CNTL {
    struct {
        unsigned int VERTEX_REUSE_OFF                                             :  1;
        unsigned int INDEX_BUF_EDGE_FLAG_ENA                                      :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  2;
        unsigned int VERTEX_REUSE_DEPTH                                           :  8;
        unsigned int                                                              : 22;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_POINT_CULL_RAD {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_POINT_SIZE {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_POINT_X_RAD {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_POINT_Y_RAD {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_PROG_NEAR_CLIP_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_0_W {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_0_X {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_0_Y {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_0_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_1_W {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_1_X {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_1_Y {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_1_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_2_W {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_2_X {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_2_Y {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_2_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_3_W {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_3_X {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_3_Y {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_3_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_4_W {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_4_X {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_4_Y {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_4_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_5_W {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_5_X {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_5_Y {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_UCP_5_Z {
    struct {
        unsigned int DATA_REGISTER                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_1 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_2 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_3 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_4 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_5 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_6 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_7 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_8 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_9 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_10 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_11 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_12 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_13 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_14 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XOFFSET_15 {
    struct {
        unsigned int VPORT_XOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_1 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_2 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_3 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_4 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_5 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_6 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_7 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_8 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_9 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_10 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_11 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_12 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_13 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_14 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_XSCALE_15 {
    struct {
        unsigned int VPORT_XSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_1 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_2 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_3 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_4 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_5 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_6 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_7 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_8 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_9 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_10 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_11 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_12 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_13 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_14 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YOFFSET_15 {
    struct {
        unsigned int VPORT_YOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_1 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_2 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_3 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_4 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_5 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_6 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_7 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_8 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_9 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_10 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_11 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_12 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_13 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_14 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_YSCALE_15 {
    struct {
        unsigned int VPORT_YSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_1 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_2 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_3 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_4 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_5 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_6 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_7 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_8 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_9 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_10 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_11 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_12 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_13 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_14 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZOFFSET_15 {
    struct {
        unsigned int VPORT_ZOFFSET                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_1 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_2 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_3 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_4 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_5 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_6 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_7 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_8 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_9 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_10 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_11 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_12 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_13 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_14 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VPORT_ZSCALE_15 {
    struct {
        unsigned int VPORT_ZSCALE                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union PA_CL_VRS_CNTL {
    struct {
        unsigned int VERTEX_RATE_COMBINER_MODE                                    :  3;
        unsigned int PRIMITIVE_RATE_COMBINER_MODE                                 :  3;
        unsigned int HTILE_RATE_COMBINER_MODE                                     :  3;
        unsigned int SAMPLE_ITER_COMBINER_MODE                                    :  3;
        unsigned int                                                              :  1;
        unsigned int EXPOSE_VRS_PIXELS_MASK                                       :  1;
        unsigned int CMASK_RATE_HINT_FORCE_ZERO                                   :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_CL_VS_OUT_CNTL {
    struct {
        unsigned int CLIP_DIST_ENA_0                                              :  1;
        unsigned int CLIP_DIST_ENA_1                                              :  1;
        unsigned int CLIP_DIST_ENA_2                                              :  1;
        unsigned int CLIP_DIST_ENA_3                                              :  1;
        unsigned int CLIP_DIST_ENA_4                                              :  1;
        unsigned int CLIP_DIST_ENA_5                                              :  1;
        unsigned int CLIP_DIST_ENA_6                                              :  1;
        unsigned int CLIP_DIST_ENA_7                                              :  1;
        unsigned int CULL_DIST_ENA_0                                              :  1;
        unsigned int CULL_DIST_ENA_1                                              :  1;
        unsigned int CULL_DIST_ENA_2                                              :  1;
        unsigned int CULL_DIST_ENA_3                                              :  1;
        unsigned int CULL_DIST_ENA_4                                              :  1;
        unsigned int CULL_DIST_ENA_5                                              :  1;
        unsigned int CULL_DIST_ENA_6                                              :  1;
        unsigned int CULL_DIST_ENA_7                                              :  1;
        unsigned int USE_VTX_POINT_SIZE                                           :  1;
        unsigned int USE_VTX_EDGE_FLAG                                            :  1;
        unsigned int USE_VTX_RENDER_TARGET_INDX                                   :  1;
        unsigned int USE_VTX_VIEWPORT_INDX                                        :  1;
        unsigned int USE_VTX_KILL_FLAG                                            :  1;
        unsigned int VS_OUT_MISC_VEC_ENA                                          :  1;
        unsigned int VS_OUT_CCDIST0_VEC_ENA                                       :  1;
        unsigned int VS_OUT_CCDIST1_VEC_ENA                                       :  1;
        unsigned int VS_OUT_MISC_SIDE_BUS_ENA                                     :  1;
        unsigned int                                                              :  7;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int                                                              :  1;
        unsigned int                                                              :  5;
    } most;
    struct {
        unsigned int                                                              : 26;
        unsigned int USE_VTX_LINE_WIDTH                                           :  1;
        unsigned int                                                              :  1;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int                                                              : 25;
        unsigned int USE_VTX_GS_CUT_FLAG                                          :  1;
        unsigned int                                                              :  6;
    } gfx09_10;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 28;
        unsigned int USE_VTX_VRS_RATE                                             :  1;
        unsigned int BYPASS_VTX_RATE_COMBINER                                     :  1;
        unsigned int BYPASS_PRIM_RATE_COMBINER                                    :  1;
        unsigned int                                                              :  1;
    } gfx103Plus;
#endif
    struct {
        unsigned int                                                              : 27;
        unsigned int USE_VTX_LINE_WIDTH                                           :  1;
        unsigned int                                                              :  4;
    } gfx10Plus;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 31;
        unsigned int USE_VTX_FSR_SELECT                                           :  1;
    } gfx110;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_CL_VTE_CNTL {
    struct {
        unsigned int VPORT_X_SCALE_ENA                                            :  1;
        unsigned int VPORT_X_OFFSET_ENA                                           :  1;
        unsigned int VPORT_Y_SCALE_ENA                                            :  1;
        unsigned int VPORT_Y_OFFSET_ENA                                           :  1;
        unsigned int VPORT_Z_SCALE_ENA                                            :  1;
        unsigned int VPORT_Z_OFFSET_ENA                                           :  1;
        unsigned int                                                              :  2;
        unsigned int VTX_XY_FMT                                                   :  1;
        unsigned int VTX_Z_FMT                                                    :  1;
        unsigned int VTX_W0_FMT                                                   :  1;
        unsigned int PERFCOUNTER_REF                                              :  1;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_ENHANCE {
    struct {
        unsigned int ECO_SPARE0                                                   :  1;
        unsigned int ECO_SPARE1                                                   :  1;
        unsigned int ECO_SPARE2                                                   :  1;
        unsigned int ECO_SPARE3                                                   :  1;
        unsigned int DISABLE_PH_SC_INTF_FINE_CLOCK_GATE                           :  1;
        unsigned int DISABLE_FOPKT                                                :  1;
        unsigned int DISABLE_FOPKT_SCAN_POST_RESET                                :  1;
        unsigned int DISABLE_PH_SC_INTF_CLKEN_CLOCK_GATE                          :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_PH_PERF_REG_FGCG                                     :  1;
        unsigned int ENABLE_PH_INTF_CLKEN_STRETCH                                 :  3;
        unsigned int                                                              : 19;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 13;
        unsigned int DISABLE_USE_LAST_PH_ARBITER_PERFCOUNTER_SAMPLE_EVENT         :  1;
        unsigned int                                                              : 18;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 14;
        unsigned int USE_PERFCOUNTER_START_STOP_EVENTS                            :  1;
        unsigned int FORCE_PH_PERFCOUNTER_SAMPLE_ENABLE_ON                        :  1;
        unsigned int                                                              : 16;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 16;
        unsigned int PH_SPI_GE_THROTTLE_MODE                                      :  1;
        unsigned int PH_SPI_GE_THROTTLE_MODE_DISABLE                              :  1;
        unsigned int PH_SPI_GE_THROTTLE_PERFCOUNTER_COUNT_MODE                    :  1;
        unsigned int                                                              : 13;
    } gfx11;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 14;
        unsigned int USE_PERFCOUNTER_START_STOP_EVENTS                            :  1;
        unsigned int FORCE_PH_PERFCOUNTER_SAMPLE_ENABLE_ON                        :  1;
        unsigned int                                                              : 16;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 14;
        unsigned int USE_PERFCOUNTER_START_STOP_EVENTS                            :  1;
        unsigned int FORCE_PH_PERFCOUNTER_SAMPLE_ENABLE_ON                        :  1;
        unsigned int                                                              : 16;
    } rembrandt;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_INTERFACE_FIFO_SIZE {
    struct {
        unsigned int PA_PH_IF_FIFO_SIZE                                           : 10;
        unsigned int                                                              :  6;
        unsigned int PH_SC_IF_FIFO_SIZE                                           :  6;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER4_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER4_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER4_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER5_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER5_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER5_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER6_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER6_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER6_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER7_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER7_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_PH_PERFCOUNTER7_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_RATE_CNTL {
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int VERTEX_RATE                                                  :  4;
        unsigned int PRIM_RATE                                                    :  4;
        unsigned int                                                              : 24;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_SC_AA_CONFIG {
    struct {
        unsigned int MSAA_NUM_SAMPLES                                             :  3;
        unsigned int                                                              :  1;
        unsigned int AA_MASK_CENTROID_DTMN                                        :  1;
        unsigned int                                                              :  8;
        unsigned int MAX_SAMPLE_DIST                                              :  4;
        unsigned int                                                              :  3;
        unsigned int MSAA_EXPOSED_SAMPLES                                         :  3;
        unsigned int                                                              :  1;
        unsigned int DETAIL_TO_EXPOSED_MODE                                       :  2;
        unsigned int COVERAGE_TO_SHADER_SELECT                                    :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 28;
        unsigned int SAMPLE_COVERAGE_ENCODING                                     :  1;
        unsigned int COVERED_CENTROID_IS_CENTER                                   :  1;
        unsigned int                                                              :  2;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_MASK_X0Y0_X1Y0 {
    struct {
        unsigned int AA_MASK_X0Y0                                                 : 16;
        unsigned int AA_MASK_X1Y0                                                 : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_MASK_X0Y1_X1Y1 {
    struct {
        unsigned int AA_MASK_X0Y1                                                 : 16;
        unsigned int AA_MASK_X1Y1                                                 : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 {
    struct {
        unsigned int S0_X                                                         :  4;
        unsigned int S0_Y                                                         :  4;
        unsigned int S1_X                                                         :  4;
        unsigned int S1_Y                                                         :  4;
        unsigned int S2_X                                                         :  4;
        unsigned int S2_Y                                                         :  4;
        unsigned int S3_X                                                         :  4;
        unsigned int S3_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 {
    struct {
        unsigned int S4_X                                                         :  4;
        unsigned int S4_Y                                                         :  4;
        unsigned int S5_X                                                         :  4;
        unsigned int S5_Y                                                         :  4;
        unsigned int S6_X                                                         :  4;
        unsigned int S6_Y                                                         :  4;
        unsigned int S7_X                                                         :  4;
        unsigned int S7_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 {
    struct {
        unsigned int S8_X                                                         :  4;
        unsigned int S8_Y                                                         :  4;
        unsigned int S9_X                                                         :  4;
        unsigned int S9_Y                                                         :  4;
        unsigned int S10_X                                                        :  4;
        unsigned int S10_Y                                                        :  4;
        unsigned int S11_X                                                        :  4;
        unsigned int S11_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 {
    struct {
        unsigned int S12_X                                                        :  4;
        unsigned int S12_Y                                                        :  4;
        unsigned int S13_X                                                        :  4;
        unsigned int S13_Y                                                        :  4;
        unsigned int S14_X                                                        :  4;
        unsigned int S14_Y                                                        :  4;
        unsigned int S15_X                                                        :  4;
        unsigned int S15_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 {
    struct {
        unsigned int S0_X                                                         :  4;
        unsigned int S0_Y                                                         :  4;
        unsigned int S1_X                                                         :  4;
        unsigned int S1_Y                                                         :  4;
        unsigned int S2_X                                                         :  4;
        unsigned int S2_Y                                                         :  4;
        unsigned int S3_X                                                         :  4;
        unsigned int S3_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 {
    struct {
        unsigned int S4_X                                                         :  4;
        unsigned int S4_Y                                                         :  4;
        unsigned int S5_X                                                         :  4;
        unsigned int S5_Y                                                         :  4;
        unsigned int S6_X                                                         :  4;
        unsigned int S6_Y                                                         :  4;
        unsigned int S7_X                                                         :  4;
        unsigned int S7_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 {
    struct {
        unsigned int S8_X                                                         :  4;
        unsigned int S8_Y                                                         :  4;
        unsigned int S9_X                                                         :  4;
        unsigned int S9_Y                                                         :  4;
        unsigned int S10_X                                                        :  4;
        unsigned int S10_Y                                                        :  4;
        unsigned int S11_X                                                        :  4;
        unsigned int S11_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 {
    struct {
        unsigned int S12_X                                                        :  4;
        unsigned int S12_Y                                                        :  4;
        unsigned int S13_X                                                        :  4;
        unsigned int S13_Y                                                        :  4;
        unsigned int S14_X                                                        :  4;
        unsigned int S14_Y                                                        :  4;
        unsigned int S15_X                                                        :  4;
        unsigned int S15_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 {
    struct {
        unsigned int S0_X                                                         :  4;
        unsigned int S0_Y                                                         :  4;
        unsigned int S1_X                                                         :  4;
        unsigned int S1_Y                                                         :  4;
        unsigned int S2_X                                                         :  4;
        unsigned int S2_Y                                                         :  4;
        unsigned int S3_X                                                         :  4;
        unsigned int S3_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 {
    struct {
        unsigned int S4_X                                                         :  4;
        unsigned int S4_Y                                                         :  4;
        unsigned int S5_X                                                         :  4;
        unsigned int S5_Y                                                         :  4;
        unsigned int S6_X                                                         :  4;
        unsigned int S6_Y                                                         :  4;
        unsigned int S7_X                                                         :  4;
        unsigned int S7_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 {
    struct {
        unsigned int S8_X                                                         :  4;
        unsigned int S8_Y                                                         :  4;
        unsigned int S9_X                                                         :  4;
        unsigned int S9_Y                                                         :  4;
        unsigned int S10_X                                                        :  4;
        unsigned int S10_Y                                                        :  4;
        unsigned int S11_X                                                        :  4;
        unsigned int S11_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 {
    struct {
        unsigned int S12_X                                                        :  4;
        unsigned int S12_Y                                                        :  4;
        unsigned int S13_X                                                        :  4;
        unsigned int S13_Y                                                        :  4;
        unsigned int S14_X                                                        :  4;
        unsigned int S14_Y                                                        :  4;
        unsigned int S15_X                                                        :  4;
        unsigned int S15_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 {
    struct {
        unsigned int S0_X                                                         :  4;
        unsigned int S0_Y                                                         :  4;
        unsigned int S1_X                                                         :  4;
        unsigned int S1_Y                                                         :  4;
        unsigned int S2_X                                                         :  4;
        unsigned int S2_Y                                                         :  4;
        unsigned int S3_X                                                         :  4;
        unsigned int S3_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 {
    struct {
        unsigned int S4_X                                                         :  4;
        unsigned int S4_Y                                                         :  4;
        unsigned int S5_X                                                         :  4;
        unsigned int S5_Y                                                         :  4;
        unsigned int S6_X                                                         :  4;
        unsigned int S6_Y                                                         :  4;
        unsigned int S7_X                                                         :  4;
        unsigned int S7_Y                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 {
    struct {
        unsigned int S8_X                                                         :  4;
        unsigned int S8_Y                                                         :  4;
        unsigned int S9_X                                                         :  4;
        unsigned int S9_Y                                                         :  4;
        unsigned int S10_X                                                        :  4;
        unsigned int S10_Y                                                        :  4;
        unsigned int S11_X                                                        :  4;
        unsigned int S11_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 {
    struct {
        unsigned int S12_X                                                        :  4;
        unsigned int S12_Y                                                        :  4;
        unsigned int S13_X                                                        :  4;
        unsigned int S13_Y                                                        :  4;
        unsigned int S14_X                                                        :  4;
        unsigned int S14_Y                                                        :  4;
        unsigned int S15_X                                                        :  4;
        unsigned int S15_Y                                                        :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_ATM_CNTL {
    struct {
        unsigned int SC_PC_IF_SIZE                                                :  6;
        unsigned int                                                              :  1;
        unsigned int DISABLE_SC_PC_IF_FGCG_EN                                     :  1;
        unsigned int MAX_ATTRIBUTES_IN_WAVE                                       :  8;
        unsigned int DISABLE_MAX_ATTRIBUTES                                       :  1;
        unsigned int SELECT_MAX_ATTRIBUTES                                        :  1;
        unsigned int                                                              : 14;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_SC_BC_WAVE_BREAK {
    struct {
        unsigned int MAX_DEALLOCS_IN_WAVE                                         : 11;
        unsigned int                                                              :  5;
        unsigned int MAX_FPOVS_IN_WAVE                                            :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_CNTL_0 {
    struct {
        unsigned int BINNING_MODE                                                 :  2;
        unsigned int BIN_SIZE_X                                                   :  1;
        unsigned int BIN_SIZE_Y                                                   :  1;
        unsigned int BIN_SIZE_X_EXTEND                                            :  3;
        unsigned int BIN_SIZE_Y_EXTEND                                            :  3;
        unsigned int CONTEXT_STATES_PER_BIN                                       :  3;
        unsigned int PERSISTENT_STATES_PER_BIN                                    :  5;
        unsigned int DISABLE_START_OF_PRIM                                        :  1;
        unsigned int FPOVS_PER_BATCH                                              :  8;
        unsigned int OPTIMAL_BIN_SELECTION                                        :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 28;
        unsigned int FLUSH_ON_BINNING_TRANSITION                                  :  1;
        unsigned int                                                              :  3;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 29;
        unsigned int BIN_MAPPING_MODE                                             :  2;
        unsigned int                                                              :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_CNTL_1 {
    struct {
        unsigned int MAX_ALLOC_COUNT                                              : 16;
        unsigned int MAX_PRIM_PER_BATCH                                           : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_BINNER_CNTL_2 {
    struct {
        unsigned int BIN_SIZE_X_MULT_BY_1P5X                                      :  1;
        unsigned int BIN_SIZE_Y_MULT_BY_1P5X                                      :  1;
        unsigned int ENABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION                   :  1;
        unsigned int DUAL_LIGHT_SHAFT_IN_DRAW                                     :  1;
        unsigned int                                                              :  3;
        unsigned int CONTEXT_DONE_EVENTS_PER_BIN                                  :  4;
        unsigned int ZPP_ENABLED                                                  :  1;
        unsigned int ZPP_OPTIMIZATION_ENABLED                                     :  1;
        unsigned int ZPP_AREA_THRESHOLD                                           :  8;
        unsigned int DISABLE_NOPCEXPORT_BREAKBATCH_CONDITION                      :  1;
        unsigned int                                                              : 10;
    } bits, bitfields;
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  4;
        unsigned int LIGHT_SHAFT_DRAW_CALL_LIMIT                                  :  3;
        unsigned int                                                              : 25;
    } gfx110;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_SC_BINNER_CNTL_OVERRIDE {
    struct {
        unsigned int BINNING_MODE                                                 :  2;
        unsigned int                                                              :  8;
        unsigned int CONTEXT_STATES_PER_BIN                                       :  3;
        unsigned int PERSISTENT_STATES_PER_BIN                                    :  5;
        unsigned int                                                              :  1;
        unsigned int FPOVS_PER_BATCH                                              :  8;
        unsigned int DIRECT_OVERRIDE_MODE                                         :  1;
        unsigned int OVERRIDE                                                     :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_0 {
    struct {
        unsigned int RESERVED_0                                                   :  2;
        unsigned int SAMPLE_STREAMOUTSTATS1                                       :  2;
        unsigned int SAMPLE_STREAMOUTSTATS2                                       :  2;
        unsigned int SAMPLE_STREAMOUTSTATS3                                       :  2;
        unsigned int CACHE_FLUSH_TS                                               :  2;
        unsigned int CONTEXT_DONE                                                 :  2;
        unsigned int CACHE_FLUSH                                                  :  2;
        unsigned int CS_PARTIAL_FLUSH                                             :  2;
        unsigned int VGT_STREAMOUT_SYNC                                           :  2;
        unsigned int RESERVED_9                                                   :  2;
        unsigned int VGT_STREAMOUT_RESET                                          :  2;
        unsigned int END_OF_PIPE_INCR_DE                                          :  2;
        unsigned int END_OF_PIPE_IB_END                                           :  2;
        unsigned int RST_PIX_CNT                                                  :  2;
        unsigned int BREAK_BATCH                                                  :  2;
        unsigned int VS_PARTIAL_FLUSH                                             :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_1 {
    struct {
        unsigned int PS_PARTIAL_FLUSH                                             :  2;
        unsigned int FLUSH_HS_OUTPUT                                              :  2;
        unsigned int FLUSH_DFSM                                                   :  2;
        unsigned int RESET_TO_LOWEST_VGT                                          :  2;
        unsigned int CACHE_FLUSH_AND_INV_TS_EVENT                                 :  2;
        unsigned int                                                              :  2;
        unsigned int CACHE_FLUSH_AND_INV_EVENT                                    :  2;
        unsigned int PERFCOUNTER_START                                            :  2;
        unsigned int PERFCOUNTER_STOP                                             :  2;
        unsigned int PIPELINESTAT_START                                           :  2;
        unsigned int PIPELINESTAT_STOP                                            :  2;
        unsigned int PERFCOUNTER_SAMPLE                                           :  2;
        unsigned int FLUSH_ES_OUTPUT                                              :  2;
        unsigned int                                                              :  2;
        unsigned int SAMPLE_PIPELINESTAT                                          :  2;
        unsigned int SO_VGTSTREAMOUT_FLUSH                                        :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int FLUSH_GS_OUTPUT                                              :  2;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int                                                              : 10;
        unsigned int ZPASS_DONE                                                   :  2;
        unsigned int                                                              : 20;
    } gfx09_10;
    struct {
        unsigned int                                                              : 26;
        unsigned int BIN_CONF_OVERRIDE_CHECK                                      :  2;
        unsigned int                                                              :  4;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 10;
        unsigned int WAIT_SYNC                                                    :  2;
        unsigned int                                                              : 20;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_2 {
    struct {
        unsigned int SAMPLE_STREAMOUTSTATS                                        :  2;
        unsigned int RESET_VTX_CNT                                                :  2;
        unsigned int BLOCK_CONTEXT_DONE                                           :  2;
        unsigned int                                                              :  2;
        unsigned int VGT_FLUSH                                                    :  2;
        unsigned int TGID_ROLLOVER                                                :  2;
        unsigned int SQ_NON_EVENT                                                 :  2;
        unsigned int SC_SEND_DB_VPZ                                               :  2;
        unsigned int BOTTOM_OF_PIPE_TS                                            :  2;
        unsigned int                                                              :  2;
        unsigned int DB_CACHE_FLUSH_AND_INV                                       :  2;
        unsigned int FLUSH_AND_INV_DB_DATA_TS                                     :  2;
        unsigned int FLUSH_AND_INV_DB_META                                        :  2;
        unsigned int FLUSH_AND_INV_CB_DATA_TS                                     :  2;
        unsigned int FLUSH_AND_INV_CB_META                                        :  2;
        unsigned int CS_DONE                                                      :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int CS_CONTEXT_DONE                                              :  2;
        unsigned int                                                              : 10;
        unsigned int FLUSH_SX_TS                                                  :  2;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              :  6;
        unsigned int RESERVED_35                                                  :  2;
        unsigned int                                                              : 10;
        unsigned int RESERVED_41                                                  :  2;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_3 {
    struct {
        unsigned int PS_DONE                                                      :  2;
        unsigned int FLUSH_AND_INV_CB_PIXEL_DATA                                  :  2;
        unsigned int                                                              :  2;
        unsigned int THREAD_TRACE_START                                           :  2;
        unsigned int THREAD_TRACE_STOP                                            :  2;
        unsigned int THREAD_TRACE_MARKER                                          :  2;
        unsigned int                                                              :  2;
        unsigned int THREAD_TRACE_FINISH                                          :  2;
        unsigned int PIXEL_PIPE_STAT_CONTROL                                      :  2;
        unsigned int PIXEL_PIPE_STAT_DUMP                                         :  2;
        unsigned int PIXEL_PIPE_STAT_RESET                                        :  2;
        unsigned int CONTEXT_SUSPEND                                              :  2;
        unsigned int OFFCHIP_HS_DEALLOC                                           :  2;
        unsigned int ENABLE_NGG_PIPELINE                                          :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  4;
        unsigned int SX_CB_RAT_ACK_REQUEST                                        :  2;
        unsigned int                                                              :  6;
        unsigned int THREAD_TRACE_FLUSH                                           :  2;
        unsigned int                                                              : 16;
        unsigned int RESERVED_63                                                  :  2;
    } gfx09;
    struct {
        unsigned int                                                              : 28;
        unsigned int ENABLE_LEGACY_PIPELINE                                       :  2;
        unsigned int                                                              :  2;
    } gfx09_10;
    struct {
        unsigned int                                                              :  4;
        unsigned int RESERVED_50                                                  :  2;
        unsigned int                                                              :  6;
        unsigned int THREAD_TRACE_DRAW                                            :  2;
        unsigned int                                                              : 16;
        unsigned int DRAW_DONE                                                    :  2;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 28;
        unsigned int ENABLE_PIPELINE_NOT_USED                                     :  2;
        unsigned int                                                              :  2;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_0 {
    struct {
        unsigned int BIN_HIST_NUM_PRIMS_THRESHOLD                                 : 10;
        unsigned int BATCH_HIST_NUM_PRIMS_THRESHOLD                               : 10;
        unsigned int BIN_HIST_NUM_CONTEXT_THRESHOLD                               :  3;
        unsigned int BATCH_HIST_NUM_CONTEXT_THRESHOLD                             :  3;
        unsigned int                                                              :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_1 {
    struct {
        unsigned int BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD                      :  5;
        unsigned int BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD                    :  5;
        unsigned int BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD                 : 16;
        unsigned int                                                              :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_2 {
    struct {
        unsigned int BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD                       : 11;
        unsigned int BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD                     : 11;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_3 {
    struct {
        unsigned int BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_BINNER_TIMEOUT_COUNTER {
    struct {
        unsigned int THRESHOLD                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CENTROID_PRIORITY_0 {
    struct {
        unsigned int DISTANCE_0                                                   :  4;
        unsigned int DISTANCE_1                                                   :  4;
        unsigned int DISTANCE_2                                                   :  4;
        unsigned int DISTANCE_3                                                   :  4;
        unsigned int DISTANCE_4                                                   :  4;
        unsigned int DISTANCE_5                                                   :  4;
        unsigned int DISTANCE_6                                                   :  4;
        unsigned int DISTANCE_7                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CENTROID_PRIORITY_1 {
    struct {
        unsigned int DISTANCE_8                                                   :  4;
        unsigned int DISTANCE_9                                                   :  4;
        unsigned int DISTANCE_10                                                  :  4;
        unsigned int DISTANCE_11                                                  :  4;
        unsigned int DISTANCE_12                                                  :  4;
        unsigned int DISTANCE_13                                                  :  4;
        unsigned int DISTANCE_14                                                  :  4;
        unsigned int DISTANCE_15                                                  :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_0_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_0_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_1_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_1_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_2_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_2_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_3_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_3_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CLIPRECT_RULE {
    struct {
        unsigned int CLIP_RULE                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_CONSERVATIVE_RASTERIZATION_CNTL {
    struct {
        unsigned int OVER_RAST_ENABLE                                             :  1;
        unsigned int OVER_RAST_SAMPLE_SELECT                                      :  4;
        unsigned int UNDER_RAST_ENABLE                                            :  1;
        unsigned int UNDER_RAST_SAMPLE_SELECT                                     :  4;
        unsigned int PBB_UNCERTAINTY_REGION_ENABLE                                :  1;
        unsigned int ZMM_TRI_EXTENT                                               :  1;
        unsigned int ZMM_TRI_OFFSET                                               :  1;
        unsigned int OVERRIDE_OVER_RAST_INNER_TO_NORMAL                           :  1;
        unsigned int OVERRIDE_UNDER_RAST_INNER_TO_NORMAL                          :  1;
        unsigned int DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE                  :  1;
        unsigned int UNCERTAINTY_REGION_MODE                                      :  2;
        unsigned int OUTER_UNCERTAINTY_EDGERULE_OVERRIDE                          :  1;
        unsigned int INNER_UNCERTAINTY_EDGERULE_OVERRIDE                          :  1;
        unsigned int NULL_SQUAD_AA_MASK_ENABLE                                    :  1;
        unsigned int COVERAGE_AA_MASK_ENABLE                                      :  1;
        unsigned int PREZ_AA_MASK_ENABLE                                          :  1;
        unsigned int POSTZ_AA_MASK_ENABLE                                         :  1;
        unsigned int CENTROID_SAMPLE_OVERRIDE                                     :  1;
        unsigned int                                                              :  7;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 25;
        unsigned int UNCERTAINTY_REGION_MULT                                      :  2;
        unsigned int UNCERTAINTY_REGION_PBB_MULT                                  :  2;
        unsigned int                                                              :  3;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_DSM_CNTL {
    struct {
        unsigned int FORCE_EOV_REZ_0                                              :  1;
        unsigned int FORCE_EOV_REZ_1                                              :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_EDGERULE {
    struct {
        unsigned int ER_TRI                                                       :  4;
        unsigned int ER_POINT                                                     :  4;
        unsigned int ER_RECT                                                      :  4;
        unsigned int ER_LINE_LR                                                   :  6;
        unsigned int ER_LINE_RL                                                   :  6;
        unsigned int ER_LINE_TB                                                   :  4;
        unsigned int ER_LINE_BT                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_ENHANCE {
    struct {
        unsigned int ENABLE_PA_SC_OUT_OF_ORDER                                    :  1;
        unsigned int DISABLE_SC_DB_TILE_FIX                                       :  1;
        unsigned int DISABLE_AA_MASK_FULL_FIX                                     :  1;
        unsigned int ENABLE_1XMSAA_SAMPLE_LOCATIONS                               :  1;
        unsigned int ENABLE_1XMSAA_SAMPLE_LOC_CENTROID                            :  1;
        unsigned int DISABLE_SCISSOR_FIX                                          :  1;
        unsigned int SEND_UNLIT_STILES_TO_PACKER                                  :  1;
        unsigned int DISABLE_DUALGRAD_PERF_OPTIMIZATION                           :  1;
        unsigned int DISABLE_SC_PROCESS_RESET_PRIM                                :  1;
        unsigned int DISABLE_SC_PROCESS_RESET_SUPERTILE                           :  1;
        unsigned int DISABLE_SC_PROCESS_RESET_TILE                                :  1;
        unsigned int DISABLE_PA_SC_GUIDANCE                                       :  1;
        unsigned int DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS                       :  1;
        unsigned int ENABLE_MULTICYCLE_BUBBLE_FREEZE                              :  1;
        unsigned int DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE                          :  1;
        unsigned int ENABLE_OUT_OF_ORDER_POLY_MODE                                :  1;
        unsigned int DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST                :  1;
        unsigned int DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING                     :  1;
        unsigned int ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY            :  1;
        unsigned int DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING            :  1;
        unsigned int DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING           :  1;
        unsigned int DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS              :  1;
        unsigned int ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID                :  1;
        unsigned int DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO        :  1;
        unsigned int OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT                       :  1;
        unsigned int OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING                    :  1;
        unsigned int DISABLE_EOP_LINE_STIPPLE_RESET                               :  1;
        unsigned int DISABLE_VPZ_EOP_LINE_STIPPLE_RESET                           :  1;
        unsigned int IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE   :  1;
        unsigned int OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING           :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_ENHANCE_1 {
    struct {
        unsigned int REALIGN_DQUADS_OVERRIDE_ENABLE                               :  1;
        unsigned int REALIGN_DQUADS_OVERRIDE                                      :  2;
        unsigned int DISABLE_SC_BINNING                                           :  1;
        unsigned int BYPASS_PBB                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int ECO_SPARE1                                                   :  1;
        unsigned int ECO_SPARE2                                                   :  1;
        unsigned int ECO_SPARE3                                                   :  1;
        unsigned int DISABLE_SC_PROCESS_RESET_PBB                                 :  1;
        unsigned int DISABLE_PBB_SCISSOR_OPT                                      :  1;
        unsigned int                                                              :  3;
        unsigned int DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE                      :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_PACKER_ODC_ENHANCE                                   :  1;
        unsigned int                                                              :  1;
        unsigned int OPTIMAL_BIN_SELECTION                                        :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_PBB_CLK_OPTIMIZATION                                 :  1;
        unsigned int DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION                         :  1;
        unsigned int DISABLE_PBB_BINNING_CLK_OPTIMIZATION                         :  1;
        unsigned int                                                              :  9;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int DEBUG_PIXEL_PICKER_XY_UNPACK                                 :  1;
        unsigned int                                                              :  4;
        unsigned int ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING                      :  1;
        unsigned int                                                              : 14;
    } most;
    struct {
        unsigned int                                                              : 11;
        unsigned int ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM                    :  1;
        unsigned int                                                              :  7;
        unsigned int DISABLE_FORCE_SOP_ALL_EVENTS                                 :  1;
        unsigned int                                                              : 12;
    } core;
    struct {
        unsigned int                                                              : 13;
        unsigned int DISABLE_PACKER_GRAD_FDCE_ENHANCE                             :  1;
        unsigned int                                                              : 18;
    } gfx09;
    struct {
        unsigned int                                                              : 23;
        unsigned int RSVD                                                         :  9;
    } gfx09_0;
    struct {
        unsigned int                                                              :  5;
        unsigned int ECO_SPARE0                                                   :  1;
        unsigned int                                                              :  9;
        unsigned int DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION             :  1;
        unsigned int                                                              : 16;
    } gfx09_10;
    struct {
        unsigned int                                                              : 31;
        unsigned int RSVD                                                         :  1;
    } gfx09_1x;
    struct {
        unsigned int                                                              : 23;
        unsigned int DISABLE_INTF_CG                                              :  1;
        unsigned int IOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT                       :  1;
        unsigned int DISABLE_SHADER_PROFILING_FOR_POWER                           :  1;
        unsigned int FLUSH_ON_BINNING_TRANSITION                                  :  1;
        unsigned int DISABLE_QUAD_PROC_FDCE_ENHANCE                               :  1;
        unsigned int DISABLE_SC_PS_PA_ARBITER_FIX                                 :  1;
        unsigned int DISABLE_SC_PS_PA_ARBITER_FIX_1                               :  1;
        unsigned int PASS_VPZ_EVENT_TO_SPI                                        :  1;
        unsigned int                                                              :  1;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 13;
        unsigned int DEBUG_PIXEL_PICKER_COUNT_PIXELS                              :  1;
        unsigned int                                                              : 18;
    } gfx10CorePlus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  5;
        unsigned int DISABLE_NONBINNED_LIVE_PRIM_DG1_LS0_CL0_EOPKT_POKE           :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_ENHANCE_2 {
    struct {
        unsigned int                                                              : 11;
        unsigned int PBB_TIMEOUT_THRESHOLD_MODE                                   :  1;
        unsigned int                                                              : 20;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int DISABLE_PBB_EOP_INSERTION_FOR_MIXED_BINNING_AND_IMMEDIATE    :  1;
        unsigned int DISABLE_DFSM_FLUSH                                           :  1;
        unsigned int                                                              :  6;
    } gfx10;
    struct {
        unsigned int ECO_SPARE0                                                   :  1;
        unsigned int ECO_SPARE1                                                   :  1;
        unsigned int ECO_SPARE2                                                   :  1;
        unsigned int ECO_SPARE3                                                   :  1;
        unsigned int                                                              : 26;
        unsigned int RSVD                                                         :  2;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int DISABLE_SC_MEM_MACRO_FINE_CLOCK_GATE                         :  1;
        unsigned int DISABLE_SC_DB_QUAD_INTF_FINE_CLOCK_GATE                      :  1;
        unsigned int DISABLE_SC_BCI_QUAD_INTF_FINE_CLOCK_GATE                     :  1;
        unsigned int DISABLE_SC_BCI_PRIM_INTF_FINE_CLOCK_GATE                     :  1;
        unsigned int                                                              : 26;
        unsigned int DISABLE_MAX_DEALLOC_FORCE_EOV_RESET_N_WAVES_COUNT            :  1;
        unsigned int RSVD                                                         :  1;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 20;
        unsigned int ENABLE_BLOCKING_WRITES_OF_GEN2_REG                           :  1;
        unsigned int                                                              : 11;
    } gfx10Core;
    struct {
        unsigned int                                                              :  4;
        unsigned int ENABLE_LPOV_WAVE_BREAK                                       :  1;
        unsigned int ENABLE_FPOV_WAVE_BREAK                                       :  1;
        unsigned int                                                              :  1;
        unsigned int ENABLE_SC_SEND_DB_VPZ_FOR_EN_PRIM_PAYLOAD                    :  1;
        unsigned int DISABLE_BREAK_BATCH_ON_GFX_PIPE_SWITCH                       :  1;
        unsigned int DISABLE_FULL_TILE_WAVE_BREAK                                 :  1;
        unsigned int ENABLE_VPZ_INJECTION_BEFORE_NULL_PRIMS                       :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_PACKER_GRAD_FDCE_ENHANCE                             :  1;
        unsigned int DISABLE_SC_SPI_INTF_EARLY_WAKEUP                             :  1;
        unsigned int DISABLE_SC_BCI_INTF_EARLY_WAKEUP                             :  1;
        unsigned int DISABLE_EXPOSED_GT_DETAIL_RATE_TILE_COV_ADJ                  :  1;
        unsigned int PBB_WARP_CLK_MAIN_CLK_WAKEUP                                 :  1;
        unsigned int PBB_MAIN_CLK_REG_BUSY_WAKEUP                                 :  1;
        unsigned int DISABLE_BREAK_BATCH_ON_GFX_PIPELINE_RESET                    :  1;
        unsigned int                                                              :  2;
        unsigned int DISABLE_SC_DBR_DATAPATH_FGCG                                 :  1;
        unsigned int                                                              :  1;
        unsigned int PROCESS_RESET_FORCE_STILE_MASK_TO_ZERO                       :  1;
        unsigned int                                                              :  2;
        unsigned int BREAK_WHEN_ONE_NULL_PRIM_BATCH                               :  1;
        unsigned int NULL_PRIM_BREAK_BATCH_LIMIT                                  :  3;
        unsigned int                                                              :  2;
    } gfx10Plus;
    struct {
        unsigned int                                                              : 12;
        unsigned int RSVD                                                         : 20;
    } rn;
    struct {
        unsigned int                                                              :  8;
        unsigned int RSVD                                                         : 24;
    } vg12_Vg20;
    struct {
        unsigned int RESERVED_0                                                   :  1;
        unsigned int RESERVED_1                                                   :  1;
        unsigned int RESERVED_2                                                   :  1;
        unsigned int RESERVED_3                                                   :  1;
        unsigned int RESERVED_4                                                   :  1;
        unsigned int RESERVED_5                                                   :  1;
        unsigned int                                                              : 26;
    } vg12_Vg20_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union PA_SC_ENHANCE_3 {
    struct {
        unsigned int FORCE_USE_OF_SC_CENTROID_DATA                                :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int ENABLE_SINGLE_PA_EOPKT_FIRST_PHASE_FILTER                    :  1;
        unsigned int ENABLE_SINGLE_PA_EOPKT_LAST_PHASE_FILTER                     :  1;
        unsigned int ENABLE_SINGLE_PA_EOPKT_LAST_PHASE_FILTER_FOR_PBB_BINNED_PRIMS :  1;
        unsigned int DISABLE_SET_VPZ_DIRTY_EOPKT_LAST_PHASE_ONLY                  :  1;
        unsigned int                                                              : 22;
    } most;
    struct {
        unsigned int                                                              : 10;
        unsigned int RSVD                                                         : 22;
    } apu103;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  2;
        unsigned int DISABLE_RB_MASK_COPY_FOR_NONP2_SA_HARVEST                    :  1;
        unsigned int                                                              : 29;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  3;
        unsigned int FORCE_PBB_WORKLOAD_MODE_TO_ZERO                              :  1;
        unsigned int DISABLE_PKR_BCI_QUAD_NEW_PRIM_DATA_LOAD_OPTIMIZATION         :  1;
        unsigned int DISABLE_CP_CONTEXT_DONE_PERFCOUNT_SAMPLE_EN                  :  1;
        unsigned int                                                              : 26;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 10;
        unsigned int DISABLE_PBB_EOP_OPTIMIZATION_WITH_SAME_CONTEXT_BATCHES       :  1;
        unsigned int DISABLE_FAST_NULL_PRIM_OPTIMIZATION                          :  1;
        unsigned int USE_PBB_PRIM_STORAGE_WHEN_STALLED                            :  1;
        unsigned int DISABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION                  :  1;
        unsigned int                                                              : 18;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  2;
        unsigned int DISABLE_RB_MASK_COPY_FOR_NONP2_SA_PAIR_HARVEST               :  1;
        unsigned int                                                              : 11;
        unsigned int DISABLE_ZPRE_PASS_OPTIMIZATION                               :  1;
        unsigned int DISABLE_EVENT_INCLUSION_IN_CONTEXT_STATES_PER_BIN            :  1;
        unsigned int DISABLE_PIXEL_WAIT_SYNC_COUNTERS                             :  1;
        unsigned int DISABLE_SC_CPG_PSINVOC_SEDC_ISOLATION_ACCUM                  :  1;
        unsigned int DISABLE_SC_QP_VRS_RATE_FB_FINE_CLOCK_GATE                    :  1;
        unsigned int DISABLE_SC_QP_VRS_RATE_CACHE_RD_FINE_CLOCK_GATE              :  1;
        unsigned int DISABLE_PKR_FORCE_EOV_MAX_REZ_CNT_FOR_SPI_BACKPRESSURE_ONLY  :  1;
        unsigned int DISABLE_PKR_FORCE_EOV_MAX_CLK_CNT_FOR_SPI_BACKPRESSURE_ONLY  :  1;
        unsigned int DO_NOT_INCLUDE_OREO_WAVEID_IN_FORCE_EOV_MAX_CNT_DISABLE      :  1;
        unsigned int DISABLE_PWS_PRE_DEPTH_WAIT_SYNC_VPZ_INSERTION                :  1;
        unsigned int PKR_CNT_FORCE_EOV_AT_QS_EMPTY_ONLY                           :  1;
        unsigned int PKR_S0_FORCE_EOV_STALL                                       :  1;
        unsigned int PKR_S1_FORCE_EOV_STALL                                       :  1;
        unsigned int                                                              :  1;
        unsigned int ECO_SPARE0                                                   :  1;
        unsigned int ECO_SPARE1                                                   :  1;
        unsigned int ECO_SPARE2                                                   :  1;
        unsigned int ECO_SPARE3                                                   :  1;
    } gfx11;
#endif
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 27;
        unsigned int PKR_S2_FORCE_EOV_STALL                                       :  1;
        unsigned int                                                              :  4;
    } gfx110;
#endif
#if CHIP_HDR_NAVI21
    struct {
        unsigned int                                                              :  6;
        unsigned int RSVD                                                         : 26;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int                                                              :  6;
        unsigned int RSVD                                                         : 26;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int                                                              : 10;
        unsigned int RSVD                                                         : 22;
    } nv23;
#endif
#if CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 10;
        unsigned int RSVD                                                         : 22;
    } nv24;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_SC_ENHANCE_INTERNAL {
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int RESERVED                                                     : 32;
    } gfx103;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_FIFO_DEPTH_CNTL {
    struct {
        unsigned int DEPTH                                                        : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_FIFO_SIZE {
    struct {
        unsigned int SC_FRONTEND_PRIM_FIFO_SIZE                                   :  6;
        unsigned int SC_BACKEND_PRIM_FIFO_SIZE                                    :  9;
        unsigned int SC_HIZ_TILE_FIFO_SIZE                                        :  6;
        unsigned int SC_EARLYZ_TILE_FIFO_SIZE                                     : 11;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_FORCE_EOV_MAX_CNTS {
    struct {
        unsigned int FORCE_EOV_MAX_CLK_CNT                                        : 16;
        unsigned int FORCE_EOV_MAX_REZ_CNT                                        : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_GENERIC_SCISSOR_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_GENERIC_SCISSOR_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_COUNT {
    struct {
        unsigned int COUNT                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_H {
    struct {
        unsigned int X_COORD                                                      : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_HV_EN {
    struct {
        unsigned int ENABLE_HV_PRE_SHADER                                         :  1;
        unsigned int FORCE_PRE_SHADER_ALL_PIXELS                                  :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_HV_LOCK {
    struct {
        unsigned int DISABLE_NON_PRIV_WRITES                                      :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE {
    struct {
        unsigned int COUNT                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_V {
    struct {
        unsigned int Y_COORD                                                      : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_IF_FIFO_SIZE {
    struct {
        unsigned int SC_DB_TILE_IF_FIFO_SIZE                                      :  6;
        unsigned int SC_DB_QUAD_IF_FIFO_SIZE                                      :  6;
        unsigned int SC_SPI_IF_FIFO_SIZE                                          :  6;
        unsigned int SC_BCI_IF_FIFO_SIZE                                          :  6;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_LINE_CNTL {
    struct {
        unsigned int                                                              :  9;
        unsigned int EXPAND_LINE_WIDTH                                            :  1;
        unsigned int LAST_PIXEL                                                   :  1;
        unsigned int PERPENDICULAR_ENDCAP_ENA                                     :  1;
        unsigned int DX10_DIAMOND_TEST_ENA                                        :  1;
        unsigned int                                                              : 19;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int EXTRA_DX_DY_PRECISION                                        :  1;
        unsigned int                                                              : 18;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_LINE_STIPPLE {
    struct {
        unsigned int LINE_PATTERN                                                 : 16;
        unsigned int REPEAT_COUNT                                                 :  8;
        unsigned int                                                              :  4;
        unsigned int PATTERN_BIT_ORDER                                            :  1;
        unsigned int AUTO_RESET_CNTL                                              :  2;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_LINE_STIPPLE_STATE {
    struct {
        unsigned int CURRENT_PTR                                                  :  4;
        unsigned int                                                              :  4;
        unsigned int CURRENT_COUNT                                                :  8;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_MODE_CNTL_0 {
    struct {
        unsigned int MSAA_ENABLE                                                  :  1;
        unsigned int VPORT_SCISSOR_ENABLE                                         :  1;
        unsigned int LINE_STIPPLE_ENABLE                                          :  1;
        unsigned int SEND_UNLIT_STILES_TO_PKR                                     :  1;
        unsigned int                                                              :  2;
        unsigned int COARSE_TILE_STARTS_ON_EVEN_RB                                :  1;
        unsigned int                                                              : 25;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  4;
        unsigned int SCALE_LINE_WIDTH_PAD                                         :  1;
        unsigned int                                                              : 27;
    } most;
    struct {
        unsigned int                                                              :  5;
        unsigned int ALTERNATE_RBS_PER_TILE                                       :  1;
        unsigned int                                                              : 26;
    } core;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_MODE_CNTL_1 {
    struct {
        unsigned int WALK_SIZE                                                    :  1;
        unsigned int WALK_ALIGNMENT                                               :  1;
        unsigned int WALK_ALIGN8_PRIM_FITS_ST                                     :  1;
        unsigned int WALK_FENCE_ENABLE                                            :  1;
        unsigned int WALK_FENCE_SIZE                                              :  3;
        unsigned int SUPERTILE_WALK_ORDER_ENABLE                                  :  1;
        unsigned int TILE_WALK_ORDER_ENABLE                                       :  1;
        unsigned int TILE_COVER_DISABLE                                           :  1;
        unsigned int TILE_COVER_NO_SCISSOR                                        :  1;
        unsigned int ZMM_LINE_EXTENT                                              :  1;
        unsigned int ZMM_LINE_OFFSET                                              :  1;
        unsigned int ZMM_RECT_EXTENT                                              :  1;
        unsigned int KILL_PIX_POST_HI_Z                                           :  1;
        unsigned int KILL_PIX_POST_DETAIL_MASK                                    :  1;
        unsigned int PS_ITER_SAMPLE                                               :  1;
        unsigned int MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE                      :  1;
        unsigned int MULTI_GPU_SUPERTILE_ENABLE                                   :  1;
        unsigned int GPU_ID_OVERRIDE_ENABLE                                       :  1;
        unsigned int GPU_ID_OVERRIDE                                              :  4;
        unsigned int MULTI_GPU_PRIM_DISCARD_ENABLE                                :  1;
        unsigned int FORCE_EOV_CNTDWN_ENABLE                                      :  1;
        unsigned int FORCE_EOV_REZ_ENABLE                                         :  1;
        unsigned int OUT_OF_ORDER_PRIMITIVE_ENABLE                                :  1;
        unsigned int OUT_OF_ORDER_WATER_MARK                                      :  3;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_NGG_MODE_CNTL {
    struct {
        unsigned int MAX_DEALLOCS_IN_WAVE                                         : 11;
        unsigned int                                                              : 21;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 16;
        unsigned int MAX_FPOVS_IN_WAVE                                            :  8;
        unsigned int                                                              :  8;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int DISABLE_FPOG_AND_DEALLOC_CONFLICT                            :  1;
        unsigned int DISABLE_MAX_DEALLOC                                          :  1;
        unsigned int DISABLE_MAX_ATTRIBUTES                                       :  1;
        unsigned int                                                              :  9;
        unsigned int MAX_ATTRIBUTES_IN_WAVE                                       :  8;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_COUNT {
    struct {
        unsigned int COUNT                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_H {
    struct {
        unsigned int X_COORD                                                      : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_HV_EN {
    struct {
        unsigned int ENABLE_HV_PRE_SHADER                                         :  1;
        unsigned int FORCE_PRE_SHADER_ALL_PIXELS                                  :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_HV_LOCK {
    struct {
        unsigned int DISABLE_NON_PRIV_WRITES                                      :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_OCCURRENCE {
    struct {
        unsigned int COUNT                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_V {
    struct {
        unsigned int Y_COORD                                                      : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_PACKER_WAVE_ID_CNTL {
    struct {
        unsigned int WAVE_TABLE_SIZE                                              : 10;
        unsigned int SC_DB_WAVE_IF_FIFO_SIZE                                      :  6;
        unsigned int DISABLE_SC_DB_WAVE_IF_FGCG_EN                                :  1;
        unsigned int SC_SPI_WAVE_IF_FIFO_SIZE                                     :  6;
        unsigned int DISABLE_SC_SPI_WAVE_IF_FGCG_EN                               :  1;
        unsigned int DEBUG_CONFLICT_QUAD                                          :  4;
        unsigned int                                                              :  3;
        unsigned int DISABLE_OREO_CONFLICT_QUAD                                   :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_SC_PBB_OVERRIDE_FLAG {
    struct {
        unsigned int OVERRIDE                                                     :  1;
        unsigned int PIPE_ID                                                      :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER4_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER4_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER4_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER5_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER5_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER5_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER6_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER6_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER6_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER7_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER7_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PERFCOUNTER7_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_PKR_WAVE_TABLE_CNTL {
    struct {
        unsigned int SIZE                                                         :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_RASTER_CONFIG {
    struct {
        unsigned int RB_MAP_PKR0                                                  :  2;
        unsigned int RB_MAP_PKR1                                                  :  2;
        unsigned int RB_XSEL2                                                     :  2;
        unsigned int RB_XSEL                                                      :  1;
        unsigned int RB_YSEL                                                      :  1;
        unsigned int PKR_MAP                                                      :  2;
        unsigned int PKR_XSEL                                                     :  2;
        unsigned int PKR_YSEL                                                     :  2;
        unsigned int PKR_XSEL2                                                    :  2;
        unsigned int SC_MAP                                                       :  2;
        unsigned int SC_XSEL                                                      :  2;
        unsigned int SC_YSEL                                                      :  2;
        unsigned int                                                              :  2;
        unsigned int SE_MAP                                                       :  2;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int SE_XSEL                                                      :  3;
        unsigned int SE_YSEL                                                      :  3;
    } gfx09;
    struct {
        unsigned int                                                              : 26;
        unsigned int SE_XSEL                                                      :  2;
        unsigned int SE_YSEL                                                      :  2;
        unsigned int                                                              :  2;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_RASTER_CONFIG_1 {
    struct {
        unsigned int SE_PAIR_MAP                                                  :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  2;
        unsigned int SE_PAIR_XSEL                                                 :  3;
        unsigned int SE_PAIR_YSEL                                                 :  3;
        unsigned int                                                              : 24;
    } gfx09;
    struct {
        unsigned int                                                              :  2;
        unsigned int SE_PAIR_XSEL                                                 :  2;
        unsigned int SE_PAIR_YSEL                                                 :  2;
        unsigned int                                                              : 26;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_SCREEN_SCISSOR_BR {
    struct {
        unsigned int BR_X                                                         : 16;
        unsigned int BR_Y                                                         : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_SCREEN_SCISSOR_TL {
    struct {
        unsigned int TL_X                                                         : 16;
        unsigned int TL_Y                                                         : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_SHADER_CONTROL {
    struct {
        unsigned int REALIGN_DQUADS_AFTER_N_WAVES                                 :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  2;
        unsigned int LOAD_COLLISION_WAVEID                                        :  1;
        unsigned int LOAD_INTRAWAVE_COLLISION                                     :  1;
        unsigned int                                                              : 28;
    } core;
    struct {
        unsigned int                                                              :  5;
        unsigned int WAVE_BREAK_REGION_SIZE                                       :  2;
        unsigned int                                                              : 25;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  7;
        unsigned int DISABLE_OREO_CONFLICT_QUAD                                   :  1;
        unsigned int                                                              : 24;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TILE_STEERING_CREST_OVERRIDE {
    struct {
        unsigned int ONE_RB_MODE_ENABLE                                           :  1;
        unsigned int SE_SELECT                                                    :  2;
        unsigned int                                                              :  2;
        unsigned int RB_SELECT                                                    :  2;
        unsigned int                                                              : 25;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int SA_SELECT                                                    :  3;
        unsigned int                                                              : 20;
        unsigned int FORCE_TILE_STEERING_OVERRIDE_USE                             :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TILE_STEERING_OVERRIDE {
    struct {
        unsigned int ENABLE                                                       :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  1;
        unsigned int NUM_SE                                                       :  2;
        unsigned int                                                              :  2;
        unsigned int NUM_RB_PER_SE                                                :  2;
        unsigned int                                                              : 25;
    } most;
    struct {
        unsigned int                                                              : 20;
        unsigned int NUM_PACKER_PER_SC                                            :  1;
        unsigned int                                                              : 11;
    } gfx101;
    struct {
        unsigned int                                                              : 12;
        unsigned int NUM_SC                                                       :  2;
        unsigned int                                                              :  2;
        unsigned int NUM_RB_PER_SC                                                :  2;
        unsigned int                                                              : 14;
    } gfx10Plus;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 20;
        unsigned int NUM_PACKER_PER_SC                                            :  2;
        unsigned int                                                              : 10;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 20;
        unsigned int NUM_PACKER_PER_SC                                            :  2;
        unsigned int                                                              : 10;
    } nv3x;
#endif
#if CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 20;
        unsigned int NUM_PACKER_PER_SC                                            :  2;
        unsigned int                                                              : 10;
    } phx1;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 20;
        unsigned int NUM_PACKER_PER_SC                                            :  1;
        unsigned int                                                              : 11;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 20;
        unsigned int NUM_PACKER_PER_SC                                            :  2;
        unsigned int                                                              : 10;
    } rembrandt;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TRAP_SCREEN_COUNT {
    struct {
        unsigned int COUNT                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TRAP_SCREEN_H {
    struct {
        unsigned int X_COORD                                                      : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TRAP_SCREEN_HV_EN {
    struct {
        unsigned int ENABLE_HV_PRE_SHADER                                         :  1;
        unsigned int FORCE_PRE_SHADER_ALL_PIXELS                                  :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TRAP_SCREEN_HV_LOCK {
    struct {
        unsigned int DISABLE_NON_PRIV_WRITES                                      :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TRAP_SCREEN_OCCURRENCE {
    struct {
        unsigned int COUNT                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_TRAP_SCREEN_V {
    struct {
        unsigned int Y_COORD                                                      : 14;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_0_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_0_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_1_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_1_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_2_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_2_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_3_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_3_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_4_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_4_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_5_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_5_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_6_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_6_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_7_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_7_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_8_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_8_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_9_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_9_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_10_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_10_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_11_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_11_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_12_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_12_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_13_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_13_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_14_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_14_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_15_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_SCISSOR_15_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_0 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_1 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_2 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_3 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_4 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_5 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_6 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_7 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_8 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_9 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_10 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_11 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_12 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_13 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_14 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMAX_15 {
    struct {
        unsigned int VPORT_ZMAX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_0 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_1 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_2 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_3 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_4 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_5 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_6 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_7 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_8 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_9 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_10 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_11 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_12 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_13 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_14 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_VPORT_ZMIN_15 {
    struct {
        unsigned int VPORT_ZMIN                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_OVERRIDE_CNTL {
    struct {
        unsigned int VRS_OVERRIDE_RATE_COMBINER_MODE                              :  3;
        unsigned int                                                              :  1;
        unsigned int VRS_RATE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int VRS_SURFACE_ENABLE                                           :  1;
        unsigned int RATE_HINT_WRITE_BACK_ENABLE                                  :  1;
        unsigned int VRS_FEEDBACK_RATE_OVERRIDE                                   :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 20;
        unsigned int TB_SYNC_SIM_ID                                               :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_CACHE_CNTL {
    struct {
        unsigned int BIG_PAGE_RD                                                  :  1;
        unsigned int BIG_PAGE_WR                                                  :  1;
        unsigned int L1_RD_POLICY                                                 :  2;
        unsigned int L2_RD_POLICY                                                 :  2;
        unsigned int L2_WR_POLICY                                                 :  2;
        unsigned int LLC_RD_NOALLOC                                               :  1;
        unsigned int LLC_WR_NOALLOC                                               :  1;
        unsigned int NOFILL_RD                                                    :  1;
        unsigned int NOFILL_WR                                                    :  1;
        unsigned int PERF_CNTR_EN_RD                                              :  1;
        unsigned int PERF_CNTR_EN_WR                                              :  1;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_FEEDBACK_BASE {
    struct {
        unsigned int BASE_256B                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_FEEDBACK_BASE_EXT {
    struct {
        unsigned int BASE_256B                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_FEEDBACK_SIZE_XY {
    struct {
        unsigned int X_MAX                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int Y_MAX                                                        : 11;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_RATE_SIZE_XY {
    struct {
        unsigned int X_MAX                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int Y_MAX                                                        : 11;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_SURFACE_CNTL {
    struct {
        unsigned int                                                              :  6;
        unsigned int VRC_CONTEXT_DONE_SYNC_DISABLE                                :  1;
        unsigned int VRS_FEEDBACK_RATE_OVERRIDE                                   :  1;
        unsigned int VRC_FLUSH_EVENT_MASK_DISABLE                                 :  5;
        unsigned int VRC_PREFETCH_DISABLE                                         :  1;
        unsigned int VRC_FLUSH_NO_INV_DISABLE                                     :  1;
        unsigned int VRC_NONSTALLING_FLUSH_DISABLE                                :  1;
        unsigned int VRC_PARTIAL_FLUSH_DISABLE                                    :  1;
        unsigned int VRC_AUTO_FLUSH                                               :  1;
        unsigned int VRC_EOP_SYNC_DISABLE                                         :  1;
        unsigned int VRC_MAX_TAGS                                                 :  7;
        unsigned int VRC_EVICT_POINT                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  5;
        unsigned int VRC_REPROBE_DISABLE                                          :  1;
        unsigned int                                                              : 26;
    } apu11;
#endif
#if CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              :  5;
        unsigned int VRC_REPROBE_DISABLE                                          :  1;
        unsigned int                                                              : 26;
    } nv33;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union PA_SC_VRS_SURFACE_CNTL_1 {
    struct {
        unsigned int FORCE_SC_VRS_RATE_FINE                                       :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_SHADER_KILL_ENABLE                    :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_MASK_OPS_ENABLE                       :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_RATE_16XAA                            :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_Z_OR_STENCIL                          :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_PRE_SHADER_DEPTH_COVERAGE_ENABLED     :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_POST_DEPTH_IMPORT                     :  1;
        unsigned int FORCE_SC_VRS_RATE_FINE_POPS                                  :  1;
        unsigned int USE_ONLY_VRS_RATE_FINE_CFG                                   :  1;
        unsigned int                                                              :  3;
        unsigned int DISABLE_SSAA_VRS_RATE_NORMALIZATION                          :  1;
        unsigned int                                                              :  2;
        unsigned int DISABLE_PS_ITER_RATE_COMBINER_PASSTHRU_OVERRIDE              :  1;
        unsigned int                                                              :  3;
        unsigned int DISABLE_CMASK_RATE_HINT_FORCE_ZERO_OVERRIDE                  :  1;
        unsigned int DISABLE_SSAA_DETAIL_TO_EXPOSED_RATE_CLAMPING                 :  1;
        unsigned int VRS_ECO_SPARE_0                                              :  1;
        unsigned int VRS_ECO_SPARE_1                                              :  1;
        unsigned int VRS_ECO_SPARE_2                                              :  1;
        unsigned int VRS_ECO_SPARE_3                                              :  1;
        unsigned int VRS_ECO_SPARE_4                                              :  1;
        unsigned int VRS_ECO_SPARE_5                                              :  1;
        unsigned int VRS_ECO_SPARE_6                                              :  1;
        unsigned int VRS_ECO_SPARE_7                                              :  1;
        unsigned int VRS_ECO_SPARE_8                                              :  1;
        unsigned int VRS_ECO_SPARE_9                                              :  1;
        unsigned int VRS_ECO_SPARE_10                                             :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PA_SC_WINDOW_OFFSET {
    struct {
        unsigned int WINDOW_X_OFFSET                                              : 16;
        unsigned int WINDOW_Y_OFFSET                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_WINDOW_SCISSOR_BR {
    struct {
        unsigned int BR_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int BR_Y                                                         : 15;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SC_WINDOW_SCISSOR_TL {
    struct {
        unsigned int TL_X                                                         : 15;
        unsigned int                                                              :  1;
        unsigned int TL_Y                                                         : 15;
        unsigned int WINDOW_OFFSET_DISABLE                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SIDEBAND_REQUEST_DELAYS {
    struct {
        unsigned int RETRY_DELAY                                                  : 16;
        unsigned int INITIAL_DELAY                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_STATE_STEREO_X {
    struct {
        unsigned int STEREO_X_OFFSET                                              : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_STEREO_CNTL {
    struct {
        unsigned int                                                              :  1;
        unsigned int STEREO_MODE                                                  :  4;
        unsigned int RT_SLICE_MODE                                                :  3;
        unsigned int                                                              : 24;
    } most;
    struct {
        unsigned int                                                              :  8;
        unsigned int RT_SLICE_OFFSET                                              :  4;
        unsigned int                                                              :  4;
        unsigned int VP_ID_MODE                                                   :  3;
        unsigned int VP_ID_OFFSET                                                 :  4;
        unsigned int                                                              :  9;
    } gfx10Plus;
    struct {
        unsigned int EN_STEREO                                                    :  1;
        unsigned int                                                              :  7;
        unsigned int RT_SLICE_OFFSET                                              :  2;
        unsigned int VP_ID_MODE                                                   :  3;
        unsigned int VP_ID_OFFSET                                                 :  4;
        unsigned int                                                              : 15;
    } vg12_Vg20;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_CNTL_STATUS {
    struct {
        unsigned int                                                              : 31;
        unsigned int SU_BUSY                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_HARDWARE_SCREEN_OFFSET {
    struct {
        unsigned int HW_SCREEN_OFFSET_X                                           :  9;
        unsigned int                                                              :  7;
        unsigned int HW_SCREEN_OFFSET_Y                                           :  9;
        unsigned int                                                              :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_LINE_CNTL {
    struct {
        unsigned int WIDTH                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_LINE_STIPPLE_CNTL {
    struct {
        unsigned int LINE_STIPPLE_RESET                                           :  2;
        unsigned int EXPAND_FULL_LENGTH                                           :  1;
        unsigned int FRACTIONAL_ACCUM                                             :  1;
        unsigned int                                                              : 28;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  4;
        unsigned int DIAMOND_ADJUST                                               :  1;
        unsigned int                                                              : 27;
    } gfx09_10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_LINE_STIPPLE_SCALE {
    struct {
        unsigned int LINE_STIPPLE_SCALE                                           : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_LINE_STIPPLE_VALUE {
    struct {
        unsigned int LINE_STIPPLE_VALUE                                           : 24;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_OVER_RASTERIZATION_CNTL {
    struct {
        unsigned int DISCARD_0_AREA_TRIANGLES                                     :  1;
        unsigned int DISCARD_0_AREA_LINES                                         :  1;
        unsigned int DISCARD_0_AREA_POINTS                                        :  1;
        unsigned int DISCARD_0_AREA_RECTANGLES                                    :  1;
        unsigned int USE_PROVOKING_ZW                                             :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 16;
        unsigned int                                                              : 16;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 16;
        unsigned int                                                              : 16;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 16;
        unsigned int                                                              : 16;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 16;
        unsigned int                                                              : 16;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } gfx09_1xPlus;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POINT_MINMAX {
    struct {
        unsigned int MIN_SIZE                                                     : 16;
        unsigned int MAX_SIZE                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POINT_SIZE {
    struct {
        unsigned int HEIGHT                                                       : 16;
        unsigned int WIDTH                                                        : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POLY_OFFSET_BACK_OFFSET {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POLY_OFFSET_BACK_SCALE {
    struct {
        unsigned int SCALE                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POLY_OFFSET_CLAMP {
    struct {
        unsigned int CLAMP                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POLY_OFFSET_DB_FMT_CNTL {
    struct {
        unsigned int POLY_OFFSET_NEG_NUM_DB_BITS                                  :  8;
        unsigned int POLY_OFFSET_DB_IS_FLOAT_FMT                                  :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POLY_OFFSET_FRONT_OFFSET {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_POLY_OFFSET_FRONT_SCALE {
    struct {
        unsigned int SCALE                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_PRIM_FILTER_CNTL {
    struct {
        unsigned int TRIANGLE_FILTER_DISABLE                                      :  1;
        unsigned int LINE_FILTER_DISABLE                                          :  1;
        unsigned int POINT_FILTER_DISABLE                                         :  1;
        unsigned int RECTANGLE_FILTER_DISABLE                                     :  1;
        unsigned int TRIANGLE_EXPAND_ENA                                          :  1;
        unsigned int LINE_EXPAND_ENA                                              :  1;
        unsigned int POINT_EXPAND_ENA                                             :  1;
        unsigned int RECTANGLE_EXPAND_ENA                                         :  1;
        unsigned int PRIM_EXPAND_CONSTANT                                         :  8;
        unsigned int                                                              : 14;
        unsigned int XMAX_RIGHT_EXCLUSION                                         :  1;
        unsigned int YMAX_BOTTOM_EXCLUSION                                        :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_SC_MODE_CNTL {
    struct {
        unsigned int CULL_FRONT                                                   :  1;
        unsigned int CULL_BACK                                                    :  1;
        unsigned int FACE                                                         :  1;
        unsigned int POLY_MODE                                                    :  2;
        unsigned int POLYMODE_FRONT_PTYPE                                         :  3;
        unsigned int POLYMODE_BACK_PTYPE                                          :  3;
        unsigned int POLY_OFFSET_FRONT_ENABLE                                     :  1;
        unsigned int POLY_OFFSET_BACK_ENABLE                                      :  1;
        unsigned int POLY_OFFSET_PARA_ENABLE                                      :  1;
        unsigned int                                                              :  2;
        unsigned int VTX_WINDOW_OFFSET_ENABLE                                     :  1;
        unsigned int                                                              :  2;
        unsigned int PROVOKING_VTX_LAST                                           :  1;
        unsigned int PERSP_CORR_DIS                                               :  1;
        unsigned int MULTI_PRIM_IB_ENA                                            :  1;
        unsigned int RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF                        :  1;
        unsigned int NEW_QUAD_DECOMPOSITION                                       :  1;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int KEEP_TOGETHER_ENABLE                                         :  1;
        unsigned int                                                              :  7;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_SMALL_PRIM_FILTER_CNTL {
    struct {
        unsigned int SMALL_PRIM_FILTER_ENABLE                                     :  1;
        unsigned int TRIANGLE_FILTER_DISABLE                                      :  1;
        unsigned int LINE_FILTER_DISABLE                                          :  1;
        unsigned int POINT_FILTER_DISABLE                                         :  1;
        unsigned int RECTANGLE_FILTER_DISABLE                                     :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int SC_1XMSAA_COMPATIBLE_DISABLE                                 :  1;
        unsigned int                                                              : 25;
    } gfx09_1xPlus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_SU_VTX_CNTL {
    struct {
        unsigned int PIX_CENTER                                                   :  1;
        unsigned int ROUND_MODE                                                   :  2;
        unsigned int QUANT_MODE                                                   :  3;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_UTCL1_CNTL1 {
    struct {
        unsigned int FORCE_4K_L2_RESP                                             :  1;
        unsigned int GPUVM_64K_DEFAULT                                            :  1;
        unsigned int GPUVM_PERM_MODE                                              :  1;
        unsigned int RESP_MODE                                                    :  2;
        unsigned int RESP_FAULT_MODE                                              :  2;
        unsigned int CLIENTID                                                     :  9;
        unsigned int SPARE                                                        :  1;
        unsigned int ENABLE_PUSH_LFIFO                                            :  1;
        unsigned int ENABLE_LFIFO_PRI_ARB                                         :  1;
        unsigned int REG_INV_VMID                                                 :  4;
        unsigned int REG_INV_ALL_VMID                                             :  1;
        unsigned int REG_INV_TOGGLE                                               :  1;
        unsigned int INVALIDATE_ALL_VMID                                          :  1;
        unsigned int FORCE_MISS                                                   :  1;
        unsigned int FORCE_IN_ORDER                                               :  1;
        unsigned int REDUCE_FIFO_DEPTH_BY_2                                       :  2;
        unsigned int REDUCE_CACHE_SIZE_BY_2                                       :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PA_UTCL1_CNTL2 {
    struct {
        unsigned int SPARE1                                                       :  8;
        unsigned int SPARE2                                                       :  1;
        unsigned int MTYPE_OVRD_DIS                                               :  1;
        unsigned int LINE_VALID                                                   :  1;
        unsigned int SPARE3                                                       :  1;
        unsigned int GPUVM_INV_MODE                                               :  1;
        unsigned int ENABLE_SHOOTDOWN_OPT                                         :  1;
        unsigned int FORCE_SNOOP                                                  :  1;
        unsigned int FORCE_GPUVM_INV_ACK                                          :  1;
        unsigned int SPARE4                                                       :  2;
        unsigned int ENABLE_PERF_EVENT_RD_WR                                      :  1;
        unsigned int PERF_EVENT_RD_WR                                             :  1;
        unsigned int ENABLE_PERF_EVENT_VMID                                       :  1;
        unsigned int PERF_EVENT_VMID                                              :  4;
        unsigned int SPARE5                                                       :  1;
        unsigned int FORCE_FRAG_2M_TO_64K                                         :  1;
        unsigned int RESERVED                                                     :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int                                                              :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv3x;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int                                                              :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv3x;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int                                                              :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv3x;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int                                                              :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv3x;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int                                                              :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 16;
        unsigned int BankSel                                                      :  8;
        unsigned int                                                              :  8;
    } nv3x;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int                                                              :  8;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl6 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl7 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl8 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl9 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl10 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl11 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtl12 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int BankSel                                                      :  8;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PerfMonCtlClk {
    struct {
        unsigned int                                                              : 24;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 26;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 16;
        unsigned int ClkGate                                                      :  1;
        unsigned int                                                              :  9;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int GlblResetMsk                                                 : 13;
        unsigned int                                                              :  9;
        unsigned int ClkGate                                                      :  1;
        unsigned int SpmEn                                                        :  1;
        unsigned int                                                              :  2;
        unsigned int NumCounters                                                  :  4;
        unsigned int                                                              :  2;
    } nv3x;
#endif
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 26;
    } vg12_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 18;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr6_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr6_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr7_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr7_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr8_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr8_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr9_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr9_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr10_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr10_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr11_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr11_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr12_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int ThreshCntEn                                                  :  2;
        unsigned int ThreshCnt                                                    : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union PerfMonCtr12_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_CGTT_MGCG_OVERRIDE {
    struct {
        unsigned int                                                              :  1;
        unsigned int RLC_CGTT_SCLK_OVERRIDE                                       :  1;
        unsigned int GFXIP_MGCG_OVERRIDE                                          :  1;
        unsigned int GFXIP_CGCG_OVERRIDE                                          :  1;
        unsigned int GFXIP_CGLS_OVERRIDE                                          :  1;
        unsigned int GRBM_CGTT_SCLK_OVERRIDE                                      :  1;
        unsigned int GFXIP_MGLS_OVERRIDE                                          :  1;
        unsigned int GFXIP_GFX3D_CG_OVERRIDE                                      :  1;
        unsigned int                                                              : 24;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 16;
        unsigned int ENABLE_CGTS_LEGACY                                           :  1;
        unsigned int                                                              : 15;
    } most;
    struct {
        unsigned int CPF_CGTT_SCLK_OVERRIDE                                       :  1;
        unsigned int                                                              :  7;
        unsigned int RESERVED                                                     : 24;
    } gfx09_0;
    struct {
        unsigned int RESERVED_0                                                   :  1;
        unsigned int                                                              :  8;
        unsigned int RESERVED_15_9                                                :  7;
        unsigned int                                                              :  1;
        unsigned int RESERVED_31_17                                               : 15;
    } gfx09_1x;
    struct {
        unsigned int                                                              :  8;
        unsigned int GFXIP_FGCG_OVERRIDE                                          :  1;
        unsigned int                                                              : 23;
    } gfx09_1xPlus;
    struct {
        unsigned int RESERVED_0                                                   :  1;
        unsigned int                                                              : 16;
        unsigned int RESERVED_31_17                                               : 15;
    } gfx10;
    struct {
        unsigned int                                                              :  9;
        unsigned int RESERVED_15_9                                                :  7;
        unsigned int                                                              : 16;
    } gfx10Core;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int RLC_REPEATER_FGCG_OVERRIDE                                   :  1;
        unsigned int                                                              :  8;
        unsigned int GFXIP_REPEATER_FGCG_OVERRIDE                                 :  1;
        unsigned int PERFMON_CLOCK_STATE                                          :  1;
        unsigned int RESERVED_16_11                                               :  6;
        unsigned int GC_CAC_MGCG_CLK_CNTL                                         :  1;
        unsigned int SE_CAC_MGCG_CLK_CNTL                                         :  1;
        unsigned int RESERVED_31_19                                               : 13;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERFCOUNTER_SELECT                                           :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERFCOUNTER_SELECT                                           :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFMON_CLK_CNTL {
    struct {
        unsigned int PERFMON_CLOCK_STATE                                          :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_PERFMON_CNTL {
    struct {
        unsigned int PERFMON_STATE                                                :  3;
        unsigned int                                                              :  7;
        unsigned int PERFMON_SAMPLE_ENABLE                                        :  1;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_CTRL {
    struct {
        unsigned int StrobeResetPerfMonitors                                      :  1;
        unsigned int StrobeStartAccumulation                                      :  1;
        unsigned int StrobeRearmAccum                                             :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  3;
        unsigned int StrobeSpmDoneInt                                             :  1;
        unsigned int StrobeAccumDoneInt                                           :  1;
        unsigned int StrobeResetAccum                                             :  1;
        unsigned int StrobeStartSpm                                               :  4;
        unsigned int                                                              : 22;
    } most;
    struct {
        unsigned int                                                              : 10;
        unsigned int RESERVED                                                     : 22;
    } gfx101;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  3;
        unsigned int StrobeResetSpmBlock                                          :  1;
        unsigned int StrobeStartSpm                                               :  4;
        unsigned int StrobeRearmSwaAccum                                          :  1;
        unsigned int StrobeStartSwa                                               :  1;
        unsigned int StrobePerfmonSampleWires                                     :  1;
        unsigned int RESERVED                                                     : 21;
    } gfx103Plus;
#endif
    struct {
        unsigned int                                                              : 10;
        unsigned int RESERVED                                                     : 22;
    } rv2x_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_CTRLRAM_ADDR {
    struct {
        unsigned int addr                                                         :  9;
        unsigned int                                                              : 23;
    } most;
#if  CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int RESERVED                                                     : 23;
    } apu11;
#endif
    struct {
        unsigned int                                                              :  9;
        unsigned int RESERVED                                                     : 23;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int addr                                                         : 11;
        unsigned int RESERVED                                                     : 21;
    } gfx103;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int addr                                                         : 11;
        unsigned int RESERVED                                                     : 21;
    } nv3x;
#endif
    struct {
        unsigned int addr                                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } rv2x_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET {
    struct {
        unsigned int global_offset                                                :  8;
        unsigned int spmwithaccum_se_offset                                       :  8;
        unsigned int spmwithaccum_global_offset                                   :  8;
        unsigned int RESERVED                                                     :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_ACCUM_CTRLRAM_DATA {
    struct {
        unsigned int data                                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS {
    struct {
        unsigned int spp_addr_region                                              :  8;
        unsigned int swa_addr_region                                              :  8;
        unsigned int RESERVED                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_ACCUM_DATARAM_ADDR {
    struct {
        unsigned int addr                                                         :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_DATARAM_DATA {
    struct {
        unsigned int data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_DATARAM_WRCOUNT {
    struct {
        unsigned int DataRamWrCount                                               : 19;
        unsigned int RESERVED                                                     : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_MODE {
    struct {
        unsigned int EnableAccum                                                  :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  1;
        unsigned int AutoAccumEn                                                  :  1;
        unsigned int AutoSpmEn                                                    :  1;
        unsigned int Globals_LoadOverride                                         :  1;
        unsigned int SE0_LoadOverride                                             :  1;
        unsigned int                                                              : 27;
    } most;
    struct {
        unsigned int                                                              :  5;
        unsigned int SE1_LoadOverride                                             :  1;
        unsigned int AutoResetPerfmonDisable                                      :  1;
        unsigned int RESERVED                                                     : 25;
    } gfx101;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  1;
        unsigned int EnableSpmWithAccumMode                                       :  1;
        unsigned int EnableSPPMode                                                :  1;
        unsigned int AutoResetPerfmonDisable                                      :  1;
        unsigned int                                                              :  1;
        unsigned int AutoAccumEn                                                  :  1;
        unsigned int SwaAutoAccumEn                                               :  1;
        unsigned int AutoSpmEn                                                    :  1;
        unsigned int SwaAutoSpmEn                                                 :  1;
        unsigned int Globals_LoadOverride                                         :  1;
        unsigned int Globals_SwaLoadOverride                                      :  1;
        unsigned int SE0_LoadOverride                                             :  1;
        unsigned int SE0_SwaLoadOverride                                          :  1;
        unsigned int                                                              : 19;
    } gfx103Plus;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  4;
        unsigned int SwaAutoResetPerfmonDisable                                   :  1;
        unsigned int                                                              : 27;
    } gfx10Vrs;
#endif
#if CHIP_HDR_NAVI21
    struct {
        unsigned int                                                              : 13;
        unsigned int SE1_LoadOverride                                             :  1;
        unsigned int SE1_SwaLoadOverride                                          :  1;
        unsigned int SE2_LoadOverride                                             :  1;
        unsigned int SE2_SwaLoadOverride                                          :  1;
        unsigned int SE3_LoadOverride                                             :  1;
        unsigned int SE3_SwaLoadOverride                                          :  1;
        unsigned int                                                              : 13;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int                                                              : 13;
        unsigned int SE1_LoadOverride                                             :  1;
        unsigned int SE1_SwaLoadOverride                                          :  1;
        unsigned int                                                              : 17;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int                                                              : 13;
        unsigned int SE1_LoadOverride                                             :  1;
        unsigned int SE1_SwaLoadOverride                                          :  1;
        unsigned int                                                              : 17;
    } nv23;
#endif
#if CHIP_HDR_NAVI31
    struct {
        unsigned int                                                              : 15;
        unsigned int SE2_LoadOverride                                             :  1;
        unsigned int SE2_SwaLoadOverride                                          :  1;
        unsigned int SE3_LoadOverride                                             :  1;
        unsigned int SE3_SwaLoadOverride                                          :  1;
        unsigned int SE4_LoadOverride                                             :  1;
        unsigned int SE4_SwaLoadOverride                                          :  1;
        unsigned int SE5_LoadOverride                                             :  1;
        unsigned int SE5_SwaLoadOverride                                          :  1;
        unsigned int                                                              :  9;
    } nv31;
#endif
#if CHIP_HDR_NAVI32
    struct {
        unsigned int                                                              : 15;
        unsigned int SE2_LoadOverride                                             :  1;
        unsigned int SE2_SwaLoadOverride                                          :  1;
        unsigned int                                                              : 15;
    } nv32;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 13;
        unsigned int SE1_LoadOverride                                             :  1;
        unsigned int SE1_SwaLoadOverride                                          :  1;
        unsigned int                                                              : 17;
    } nv3x;
#endif
    struct {
        unsigned int                                                              :  5;
        unsigned int AutoResetPerfmonDisable                                      :  1;
        unsigned int RESERVED                                                     : 26;
    } rv2x_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_SAMPLES_REQUESTED {
    struct {
        unsigned int SamplesRequested                                             :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int RESERVED                                                     : 24;
    } gfx101;
    struct {
        unsigned int                                                              :  8;
        unsigned int RESERVED                                                     : 24;
    } rv2x_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_ACCUM_STATUS {
    struct {
        unsigned int NumbSamplesCompleted                                         :  8;
        unsigned int AccumDone                                                    :  1;
        unsigned int SpmDone                                                      :  1;
        unsigned int AccumOverflow                                                :  1;
        unsigned int AccumArmed                                                   :  1;
        unsigned int SequenceInProgress                                           :  1;
        unsigned int FinalSequenceInProgress                                      :  1;
        unsigned int AllFifosEmpty                                                :  1;
        unsigned int FSMIsIdle                                                    :  1;
        unsigned int                                                              : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 23;
        unsigned int MultiSampleAborted                                           :  1;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVED                                                     :  8;
    } apu103;
    struct {
        unsigned int                                                              : 16;
        unsigned int RESERVED                                                     : 16;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 20;
        unsigned int AllSegsDone                                                  :  1;
        unsigned int RearmSwaPending                                              :  1;
        unsigned int RearmSppPending                                              :  1;
        unsigned int                                                              :  9;
    } gfx103CorePlus;
#endif
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 16;
        unsigned int SwaAccumDone                                                 :  1;
        unsigned int SwaSpmDone                                                   :  1;
        unsigned int SwaAccumOverflow                                             :  1;
        unsigned int SwaAccumArmed                                                :  1;
        unsigned int                                                              : 12;
    } gfx103Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVED                                                     :  8;
    } gfx11;
#endif
#if CHIP_HDR_NAVI21
    struct {
        unsigned int                                                              : 23;
        unsigned int RESERVED                                                     :  9;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVED                                                     :  8;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVED                                                     :  8;
    } nv23;
#endif
#if CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVED                                                     :  8;
    } nv24;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int RESERVED                                                     : 16;
    } rv2x_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_ACCUM_SWA_DATARAM_ADDR {
    struct {
        unsigned int addr                                                         :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_ACCUM_SWA_DATARAM_DATA {
    struct {
        unsigned int data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_ACCUM_THRESHOLD {
    struct {
        unsigned int Threshold                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 16;
        unsigned int RESERVED                                                     : 16;
    } gfx101;
    struct {
        unsigned int                                                              : 16;
        unsigned int RESERVED                                                     : 16;
    } rv2x_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_CB_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_CPC_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_CPF_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_CPG_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_DB_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_DESER_START_SKEW {
    struct {
        unsigned int DESER_START_SKEW                                             :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_GDS_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_GFXCLOCK_HIGHCOUNT {
    struct {
        unsigned int GFXCLOCK_HIGHCOUNT                                           : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_GFXCLOCK_LOWCOUNT {
    struct {
        unsigned int GFXCLOCK_LOWCOUNT                                            : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_GLB_SAMPLEDELAY_IND_ADDR {
    struct {
        unsigned int GLB_SAMPLEDELAY_INDEX                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_GLB_SAMPLEDELAY_IND_DATA {
    struct {
        unsigned int data                                                         :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_GLOBALS_MUXSEL_SKEW {
    struct {
        unsigned int GLOBALS_MUXSEL_SKEW                                          :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_GLOBALS_SAMPLE_SKEW {
    struct {
        unsigned int GLOBALS_SAMPLE_SKEW                                          :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_GLOBAL_DELAY_IND_ADDR {
    struct {
        unsigned int ADDR                                                         : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_GLOBAL_DELAY_IND_DATA {
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int DATA                                                         :  6;
        unsigned int                                                              : 26;
    } gfx110;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_GLOBAL_MUXSEL_ADDR {
    struct {
        unsigned int PERFMON_SEL_ADDR                                             : 32;
    } gfx09;
    struct {
        unsigned int PERFMON_SEL_ADDR                                             :  8;
        unsigned int RESERVED                                                     : 24;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int ADDR                                                         : 12;
        unsigned int                                                              : 20;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_GLOBAL_MUXSEL_ADDR_OFFSET {
    struct {
        unsigned int OFFSET                                                       : 16;
        unsigned int RESERVED                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_GLOBAL_MUXSEL_DATA {
    struct {
        unsigned int PERFMON_SEL_DATA                                             : 32;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SEL0                                                         : 16;
        unsigned int SEL1                                                         : 16;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_IA_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_INT_CNTL {
    struct {
        unsigned int RLC_SPM_INT_CNTL                                             :  1;
        unsigned int RESERVED                                                     : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_INT_INFO_1 {
    struct {
        unsigned int INTERRUPT_INFO_1                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_INT_INFO_2 {
    struct {
        unsigned int INTERRUPT_INFO_2                                             : 16;
        unsigned int INTERRUPT_ID                                                 :  8;
        unsigned int RESERVED                                                     :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_INT_STATUS {
    struct {
        unsigned int RLC_SPM_INT_STATUS                                           :  1;
        unsigned int RESERVED                                                     : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_MC_CNTL {
    struct {
        unsigned int RLC_SPM_VMID                                                 :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_2                                                   :  1;
        unsigned int                                                              : 18;
    } apu103;
#if  CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_2                                                   :  1;
        unsigned int                                                              : 18;
    } apu11;
#endif
    struct {
        unsigned int                                                              :  4;
        unsigned int RLC_SPM_POLICY                                               :  1;
        unsigned int RLC_SPM_PERF_CNTR                                            :  1;
        unsigned int RLC_SPM_FED                                                  :  1;
        unsigned int RLC_SPM_MTYPE_OVER                                           :  1;
        unsigned int RLC_SPM_MTYPE                                                :  2;
        unsigned int RESERVED                                                     : 22;
    } gfx09;
    struct {
        unsigned int                                                              : 13;
        unsigned int RESERVED_2                                                   :  1;
        unsigned int                                                              :  2;
        unsigned int RESERVED                                                     : 16;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 16;
        unsigned int RESERVED_3                                                   :  2;
        unsigned int                                                              : 14;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 20;
        unsigned int RESERVED                                                     : 12;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 12;
        unsigned int RLC_SPM_BC                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int RLC_SPM_VOL                                                  :  1;
        unsigned int                                                              : 17;
    } gfx10CorePlus;
    struct {
        unsigned int                                                              :  4;
        unsigned int RLC_SPM_POLICY                                               :  2;
        unsigned int RLC_SPM_PERF_CNTR                                            :  1;
        unsigned int RLC_SPM_FED                                                  :  1;
        unsigned int RLC_SPM_MTYPE_OVER                                           :  1;
        unsigned int RLC_SPM_MTYPE                                                :  3;
        unsigned int                                                              :  3;
        unsigned int RLC_SPM_NOFILL                                               :  1;
        unsigned int                                                              : 16;
    } gfx10Plus;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 13;
        unsigned int RLC_SPM_RO                                                   :  1;
        unsigned int                                                              :  4;
        unsigned int RLC_SPM_LLC_NOALLOC                                          :  1;
        unsigned int RLC_SPM_LLC_NOALLOC_OVER                                     :  1;
        unsigned int                                                              : 12;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 13;
        unsigned int RLC_SPM_RO                                                   :  1;
        unsigned int                                                              :  4;
        unsigned int RLC_SPM_LLC_NOALLOC                                          :  1;
        unsigned int RLC_SPM_LLC_NOALLOC_OVER                                     :  1;
        unsigned int                                                              : 12;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_MODE {
    struct {
        unsigned int MODE                                                         :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_PAUSE {
    struct {
        unsigned int PAUSE                                                        :  1;
        unsigned int PAUSED                                                       :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_PA_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_CNTL {
    struct {
        unsigned int                                                              : 12;
        unsigned int PERFMON_RING_MODE                                            :  2;
        unsigned int                                                              :  2;
        unsigned int PERFMON_SAMPLE_INTERVAL                                      : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  2;
        unsigned int                                                              : 16;
    } gfx09;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  2;
        unsigned int                                                              : 16;
    } gfx10Core;
    struct {
        unsigned int RESERVED1                                                    : 12;
        unsigned int                                                              : 20;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 14;
        unsigned int DISABLE_GFXCLOCK_COUNT                                       :  1;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 16;
    } gfx11;
#endif
    struct {
        unsigned int RLC_DBG_STRM_EN                                              :  1;
        unsigned int RLC_DBG_STRM_EXT_SAMPLE                                      :  1;
        unsigned int RESERVED1                                                    : 10;
        unsigned int                                                              : 20;
    } raven;
    struct {
        unsigned int RESERVED1                                                    : 12;
        unsigned int                                                              : 20;
    } vega;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_GLB_SEGMENT_SIZE {
    struct {
        unsigned int PERFMON_SEGMENT_SIZE                                         :  8;
        unsigned int GLOBAL_NUM_LINE                                              :  8;
        unsigned int RESERVED                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_RING_BASE_HI {
    struct {
        unsigned int RING_BASE_HI                                                 : 16;
        unsigned int RESERVED                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_RING_BASE_LO {
    struct {
        unsigned int RING_BASE_LO                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_RING_SIZE {
    struct {
        unsigned int RING_BASE_SIZE                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_SAMPLE_DELAY_MAX {
    struct {
        unsigned int PERFMON_MAX_SAMPLE_DELAY                                     :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE {
    struct {
        unsigned int SE0_NUM_LINE                                                 :  8;
        unsigned int SE1_NUM_LINE                                                 :  8;
        unsigned int SE2_NUM_LINE                                                 :  8;
        unsigned int SE3_NUM_LINE                                                 :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_PERFMON_SEGMENT_SIZE {
    struct {
        unsigned int PERFMON_SEGMENT_SIZE                                         :  8;
        unsigned int RESERVED1                                                    :  3;
        unsigned int GLOBAL_NUM_LINE                                              :  5;
        unsigned int SE0_NUM_LINE                                                 :  5;
        unsigned int SE1_NUM_LINE                                                 :  5;
        unsigned int SE2_NUM_LINE                                                 :  5;
        unsigned int RESERVED                                                     :  1;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int TOTAL_NUM_SEGMENT                                            : 16;
        unsigned int GLOBAL_NUM_SEGMENT                                           :  8;
        unsigned int SE_NUM_SEGMENT                                               :  8;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_PERFMON_SWA_GLB_SEGMENT_SIZE {
    struct {
        unsigned int PERFMON_SEGMENT_SIZE                                         :  8;
        unsigned int GLOBAL_NUM_LINE                                              :  8;
        unsigned int RESERVED                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_PERFMON_SWA_SE3TO0_SEGMENT_SIZE {
    struct {
        unsigned int SE0_NUM_LINE                                                 :  8;
        unsigned int SE1_NUM_LINE                                                 :  8;
        unsigned int SE2_NUM_LINE                                                 :  8;
        unsigned int SE3_NUM_LINE                                                 :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_PERFMON_SWA_SEGMENT_SIZE {
    struct {
        unsigned int PERFMON_SEGMENT_SIZE                                         :  8;
        unsigned int RESERVED1                                                    :  3;
        unsigned int GLOBAL_NUM_LINE                                              :  5;
        unsigned int SE0_NUM_LINE                                                 :  5;
        unsigned int SE1_NUM_LINE                                                 :  5;
        unsigned int SE2_NUM_LINE                                                 :  5;
        unsigned int RESERVED                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_RING_RDPTR {
    struct {
        unsigned int PERFMON_RING_RDPTR                                           : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_RING_WRPTR {
    struct {
        unsigned int RESERVED                                                     :  5;
        unsigned int PERFMON_RING_WRPTR                                           : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_RMI_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_CMD {
    struct {
        unsigned int CMD                                                          :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_CMD_ACK {
    struct {
        unsigned int SE0_ACK                                                      :  1;
        unsigned int SE1_ACK                                                      :  1;
        unsigned int SE2_ACK                                                      :  1;
        unsigned int SE3_ACK                                                      :  1;
        unsigned int SE4_ACK                                                      :  1;
        unsigned int SE5_ACK                                                      :  1;
        unsigned int SE6_ACK                                                      :  1;
        unsigned int SE7_ACK                                                      :  1;
        unsigned int SPM_ACK                                                      :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_REQ_DATA_HI {
    struct {
        unsigned int DATA                                                         : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_REQ_DATA_LO {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_REQ_OP {
    struct {
        unsigned int OP                                                           :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_RET_DATA {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_RSPM_RET_OP {
    struct {
        unsigned int OP                                                           :  4;
        unsigned int                                                              :  4;
        unsigned int VALID                                                        :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_SAMPLE_CNT {
    struct {
        unsigned int COUNT                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_SC_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_SEGMENT_THRESHOLD {
    struct {
        unsigned int NUM_SEGMENT_THRESHOLD                                        : 32;
    } gfx09;
    struct {
        unsigned int NUM_SEGMENT_THRESHOLD                                        :  8;
        unsigned int RESERVED                                                     : 24;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_DELAY_IND_ADDR {
    struct {
        unsigned int ADDR                                                         : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_DELAY_IND_DATA {
#if CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int DATA                                                         :  6;
        unsigned int                                                              : 26;
    } gfx110;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_SE_MUXSEL_ADDR {
    struct {
        unsigned int PERFMON_SEL_ADDR                                             : 32;
    } gfx09;
    struct {
        unsigned int PERFMON_SEL_ADDR                                             :  9;
        unsigned int RESERVED                                                     : 23;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int ADDR                                                         : 12;
        unsigned int                                                              : 20;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union RLC_SPM_SE_MUXSEL_ADDR_OFFSET {
    struct {
        unsigned int OFFSET                                                       : 16;
        unsigned int RESERVED                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_SE_MUXSEL_DATA {
    struct {
        unsigned int PERFMON_SEL_DATA                                             : 32;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SEL0                                                         : 16;
        unsigned int SEL1                                                         : 16;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_SE_MUXSEL_SKEW {
    struct {
        unsigned int SE_MUXSEL_SKEW                                               :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_RSPM_REQ_DATA_HI {
    struct {
        unsigned int DATA                                                         : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_RSPM_REQ_DATA_LO {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_RSPM_REQ_OP {
    struct {
        unsigned int OP                                                           :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_RSPM_RET_DATA {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SE_RSPM_RET_OP {
    struct {
        unsigned int OP                                                           :  4;
        unsigned int                                                              :  4;
        unsigned int VALID                                                        :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_SE_SAMPLEDELAY_IND_ADDR {
    struct {
        unsigned int SE_SAMPLEDELAY_INDEX                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_SE_SAMPLEDELAY_IND_DATA {
    struct {
        unsigned int data                                                         :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_SE_SAMPLE_SKEW {
    struct {
        unsigned int SE_SAMPLE_SKEW                                               :  7;
        unsigned int RESERVED                                                     : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_SPARE {
    struct {
        unsigned int SPARE                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_SPI_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_SQG_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union RLC_SPM_STATUS {
    struct {
        unsigned int CTL_BUSY                                                     :  1;
        unsigned int RSPM_REG_BUSY                                                :  1;
        unsigned int SPM_RSPM_BUSY                                                :  1;
        unsigned int SPM_RSPM_IO_BUSY                                             :  1;
        unsigned int SE_RSPM_IO_BUSY                                              :  8;
        unsigned int                                                              :  3;
        unsigned int ACCUM_BUSY                                                   :  1;
        unsigned int FSM_MASTER_STATE                                             :  4;
        unsigned int FSM_MEMORY_STATE                                             :  4;
        unsigned int CTL_REQ_STATE                                                :  2;
        unsigned int CTL_RET_STATE                                                :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union RLC_SPM_SX_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_TA_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_TCA_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_TCC_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_TCP_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_TD_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_THREAD_TRACE_CTRL {
    struct {
        unsigned int THREAD_TRACE_INT_EN                                          :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_UTCL1_CNTL {
    struct {
        unsigned int XNACK_REDO_TIMER_CNT                                         : 20;
        unsigned int                                                              :  4;
        unsigned int DROP_MODE                                                    :  1;
        unsigned int BYPASS                                                       :  1;
        unsigned int INVALIDATE                                                   :  1;
        unsigned int FRAG_LIMIT_MODE                                              :  1;
        unsigned int FORCE_SNOOP                                                  :  1;
        unsigned int                                                              :  1;
        unsigned int RESERVED                                                     :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int FORCE_SD_VMID_DIRTY                                          :  1;
        unsigned int                                                              :  2;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_UTCL1_ERROR_1 {
    struct {
        unsigned int Translated_ReqError                                          :  2;
        unsigned int Translated_ReqErrorVmid                                      :  4;
        unsigned int Translated_ReqErrorAddr_MSB                                  :  4;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_UTCL1_ERROR_2 {
    struct {
        unsigned int Translated_ReqErrorAddr_LSB                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_VGT_PERFMON_SAMPLE_DELAY {
    struct {
        unsigned int PERFMON_SAMPLE_DELAY                                         :  8;
        unsigned int RESERVED                                                     : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_VIRT_CTRL {
    struct {
        unsigned int PauseSpmSamplingRequest                                      :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RLC_SPM_VIRT_STATUS {
    struct {
        unsigned int SpmSamplingPaused                                            :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL1                                                    :  9;
        unsigned int                                                              : 13;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL2                                                    :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL3                                                    :  9;
        unsigned int                                                              : 13;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 23;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL1                                                    :  9;
        unsigned int                                                              : 13;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL2                                                    :  9;
        unsigned int                                                              :  1;
        unsigned int PERF_SEL3                                                    :  9;
        unsigned int                                                              : 13;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 23;
    } most;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RMI_PERF_COUNTER_CNTL {
    struct {
        unsigned int TRANS_BASED_PERF_EN_SEL                                      :  2;
        unsigned int EVENT_BASED_PERF_EN_SEL                                      :  2;
        unsigned int TC_PERF_EN_SEL                                               :  2;
        unsigned int PERF_EVENT_WINDOW_MASK0                                      :  2;
        unsigned int                                                              :  2;
        unsigned int PERF_COUNTER_CID                                             :  4;
        unsigned int PERF_COUNTER_VMID                                            :  5;
        unsigned int PERF_COUNTER_BURST_LENGTH_THRESHOLD                          :  6;
        unsigned int PERF_SOFT_RESET                                              :  1;
        unsigned int PERF_CNTR_SPM_SEL                                            :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int PERF_EVENT_WINDOW_MASK1                                      :  2;
        unsigned int                                                              : 22;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER2_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER3_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union RPB_PERF_COUNTER_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SDMA0_PERFCNT_MISC_CNTL {
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SDMA0_PERFCNT_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SDMA0_PERFCNT_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SDMA0_PERFCNT_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SDMA0_PERFCNT_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SDMA0_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER0_RESULT {
    struct {
        unsigned int PERF_COUNT                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER1_RESULT {
    struct {
        unsigned int PERF_COUNT                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFCOUNTER_TAG_DELAY_RANGE {
    struct {
        unsigned int RANGE_LOW                                                    : 14;
        unsigned int RANGE_HIGH                                                   : 14;
        unsigned int SELECT_RW                                                    :  1;
        unsigned int                                                              :  3;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA0_PERFMON_CNTL {
    struct {
        unsigned int PERF_ENABLE0                                                 :  1;
        unsigned int PERF_CLEAR0                                                  :  1;
        unsigned int PERF_SEL0                                                    :  8;
        unsigned int PERF_ENABLE1                                                 :  1;
        unsigned int PERF_CLEAR1                                                  :  1;
        unsigned int PERF_SEL1                                                    :  8;
        unsigned int                                                              : 12;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union SDMA1_PERFCNT_MISC_CNTL {
#if CHIP_HDR_NAVI21
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } nv23;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union SDMA1_PERFCNT_PERFCOUNTER0_CFG {
#if CHIP_HDR_NAVI21
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv23;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union SDMA1_PERFCNT_PERFCOUNTER1_CFG {
#if CHIP_HDR_NAVI21
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv23;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union SDMA1_PERFCNT_PERFCOUNTER_HI {
#if CHIP_HDR_NAVI21
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } nv23;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union SDMA1_PERFCNT_PERFCOUNTER_LO {
#if CHIP_HDR_NAVI21
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } nv23;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
union SDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL {
#if CHIP_HDR_NAVI21
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } nv23;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SDMA1_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER0_RESULT {
    struct {
        unsigned int PERF_COUNT                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER1_RESULT {
    struct {
        unsigned int PERF_COUNT                                                   : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFCOUNTER_TAG_DELAY_RANGE {
    struct {
        unsigned int RANGE_LOW                                                    : 14;
        unsigned int RANGE_HIGH                                                   : 14;
        unsigned int SELECT_RW                                                    :  1;
        unsigned int                                                              :  3;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SDMA1_PERFMON_CNTL {
    struct {
        unsigned int PERF_ENABLE0                                                 :  1;
        unsigned int PERF_CLEAR0                                                  :  1;
        unsigned int PERF_SEL0                                                    :  8;
        unsigned int PERF_ENABLE1                                                 :  1;
        unsigned int PERF_CLEAR1                                                  :  1;
        unsigned int PERF_SEL1                                                    :  8;
        unsigned int                                                              : 12;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if CHIP_HDR_NAVI21
union SDMA2_PERFCNT_MISC_CNTL {
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCNT_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCNT_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCNT_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCNT_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCNT_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA2_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCNT_MISC_CNTL {
    struct {
        unsigned int CMD_OP                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCNT_PERFCOUNTER0_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCNT_PERFCOUNTER1_CFG {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int PERF_SEL_END                                                 :  8;
        unsigned int                                                              :  8;
        unsigned int PERF_MODE                                                    :  4;
        unsigned int ENABLE                                                       :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCNT_PERFCOUNTER_HI {
    struct {
        unsigned int COUNTER_HI                                                   : 16;
        unsigned int COMPARE_VALUE                                                : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCNT_PERFCOUNTER_LO {
    struct {
        unsigned int COUNTER_LO                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCNT_PERFCOUNTER_RSLT_CNTL {
    struct {
        unsigned int PERF_COUNTER_SELECT                                          :  4;
        unsigned int                                                              :  4;
        unsigned int START_TRIGGER                                                :  8;
        unsigned int STOP_TRIGGER                                                 :  8;
        unsigned int ENABLE_ANY                                                   :  1;
        unsigned int CLEAR_ALL                                                    :  1;
        unsigned int STOP_ALL_ON_SATURATE                                         :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21
union SDMA3_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_ARB_CNTL_0 {
    struct {
        unsigned int EXP_ARB_COL_WT                                               :  4;
        unsigned int EXP_ARB_POS_WT                                               :  4;
        unsigned int EXP_ARB_GDS_WT                                               :  4;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_ARB_CYCLES_0 {
    struct {
        unsigned int TS0_DURATION                                                 : 16;
        unsigned int TS1_DURATION                                                 : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_ARB_CYCLES_1 {
    struct {
        unsigned int TS2_DURATION                                                 : 16;
        unsigned int TS3_DURATION                                                 : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_ARB_PRIORITY {
    struct {
        unsigned int PIPE_ORDER_TS0                                               :  3;
        unsigned int PIPE_ORDER_TS1                                               :  3;
        unsigned int PIPE_ORDER_TS2                                               :  3;
        unsigned int PIPE_ORDER_TS3                                               :  3;
        unsigned int TS0_DUR_MULT                                                 :  2;
        unsigned int TS1_DUR_MULT                                                 :  2;
        unsigned int TS2_DUR_MULT                                                 :  2;
        unsigned int TS3_DUR_MULT                                                 :  2;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_ATTRIBUTE_RING_BASE {
    struct {
        unsigned int BASE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_ATTRIBUTE_RING_SIZE {
    struct {
        unsigned int MEM_SIZE                                                     :  8;
        unsigned int                                                              :  8;
        unsigned int BIG_PAGE                                                     :  1;
        unsigned int L1_POLICY                                                    :  2;
        unsigned int L2_POLICY                                                    :  2;
        unsigned int LLC_NOALLOC                                                  :  1;
        unsigned int GL1_PERF_COUNTER_DISABLE                                     :  1;
        unsigned int                                                              :  9;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_BARYC_CNTL {
    struct {
        unsigned int PERSP_CENTER_CNTL                                            :  1;
        unsigned int                                                              :  3;
        unsigned int PERSP_CENTROID_CNTL                                          :  1;
        unsigned int                                                              :  3;
        unsigned int LINEAR_CENTER_CNTL                                           :  1;
        unsigned int                                                              :  3;
        unsigned int LINEAR_CENTROID_CNTL                                         :  1;
        unsigned int                                                              :  3;
        unsigned int POS_FLOAT_LOCATION                                           :  2;
        unsigned int                                                              :  2;
        unsigned int POS_FLOAT_ULC                                                :  1;
        unsigned int                                                              :  3;
        unsigned int FRONT_FACE_ALL_BITS                                          :  1;
        unsigned int                                                              :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_BARYC_SSAA_CNTL {
    struct {
        unsigned int CENTER_SSAA_MODE                                             :  1;
        unsigned int CENTROID_SSAA_MODE                                           :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_COMPUTE_QUEUE_RESET {
    struct {
        unsigned int RESET                                                        :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_COMPUTE_WF_CTX_SAVE {
    struct {
        unsigned int INITIATE                                                     :  1;
        unsigned int GDS_INTERRUPT_EN                                             :  1;
        unsigned int DONE_INTERRUPT_EN                                            :  1;
        unsigned int                                                              : 27;
        unsigned int GDS_REQ_BUSY                                                 :  1;
        unsigned int SAVE_BUSY                                                    :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_COMPUTE_WF_CTX_SAVE_STATUS {
    struct {
        unsigned int PIPE0_QUEUE0_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE1_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE2_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE3_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE4_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE5_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE6_SAVE_BUSY                                       :  1;
        unsigned int PIPE0_QUEUE7_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE0_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE1_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE2_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE3_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE4_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE5_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE6_SAVE_BUSY                                       :  1;
        unsigned int PIPE1_QUEUE7_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE0_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE1_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE2_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE3_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE4_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE5_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE6_SAVE_BUSY                                       :  1;
        unsigned int PIPE2_QUEUE7_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE0_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE1_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE2_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE3_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE4_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE5_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE6_SAVE_BUSY                                       :  1;
        unsigned int PIPE3_QUEUE7_SAVE_BUSY                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_CONFIG_CNTL {
    struct {
        unsigned int GPR_WRITE_PRIORITY                                           : 21;
        unsigned int EXP_PRIORITY_ORDER                                           :  3;
        unsigned int ENABLE_SQG_TOP_EVENTS                                        :  1;
        unsigned int ENABLE_SQG_BOP_EVENTS                                        :  1;
        unsigned int                                                              :  2;
        unsigned int ALLOC_ARB_LRU_ENA                                            :  1;
        unsigned int EXP_ARB_LRU_ENA                                              :  1;
        unsigned int PS_PKR_PRIORITY_CNTL                                         :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int RSRC_MGMT_RESET                                              :  1;
        unsigned int                                                              :  5;
    } most;
    struct {
        unsigned int                                                              : 27;
        unsigned int TTRACE_STALL_ALL                                             :  1;
        unsigned int                                                              :  4;
    } gfx09_10;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 26;
        unsigned int FORCE_HALF_RATE_PC_EXP                                       :  1;
        unsigned int                                                              :  5;
    } gfx103Derivative;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CONFIG_CNTL_1 {
    struct {
        unsigned int VTX_DONE_DELAY                                               :  4;
        unsigned int INTERP_ONE_PRIM_PER_ROW                                      :  1;
        unsigned int                                                              :  2;
        unsigned int PC_LIMIT_STRICT                                              :  1;
        unsigned int                                                              :  6;
        unsigned int CSC_PWR_SAVE_DISABLE                                         :  1;
        unsigned int CSG_PWR_SAVE_DISABLE                                         :  1;
        unsigned int                                                              : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int CRC_SIMD_ID_WADDR_DISABLE                                    :  1;
        unsigned int LBPW_CU_CHK_MODE                                             :  1;
        unsigned int                                                              : 22;
    } most;
    struct {
        unsigned int                                                              : 10;
        unsigned int LBPW_CU_CHK_CNT                                              :  4;
        unsigned int                                                              : 18;
    } core;
    struct {
        unsigned int                                                              :  5;
        unsigned int BATON_RESET_DISABLE                                          :  1;
        unsigned int PC_LIMIT_ENABLE                                              :  1;
        unsigned int                                                              :  9;
        unsigned int PC_LIMIT_SIZE                                                : 16;
    } gfx09;
    struct {
        unsigned int                                                              : 22;
        unsigned int RESERVED                                                     : 10;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 23;
        unsigned int RESERVED                                                     :  9;
    } gfx103;
#endif
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 22;
        unsigned int SA_SCREEN_MAP                                                :  1;
        unsigned int                                                              :  9;
    } gfx103Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  8;
        unsigned int PS_GROUP_TIMEOUT_MODE                                        :  1;
        unsigned int                                                              : 14;
        unsigned int PS_GROUP_TIMEOUT                                             :  9;
    } gfx104Plus;
#endif
    struct {
        unsigned int                                                              :  5;
        unsigned int PC_LIMIT_ENABLE                                              :  2;
        unsigned int                                                              :  9;
        unsigned int MAX_VTX_SYNC_CNT                                             :  5;
        unsigned int EN_USER_ACCUM                                                :  1;
        unsigned int                                                              : 10;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int OREO_EXPALLOC_STALL                                          :  1;
        unsigned int                                                              : 22;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CONFIG_CNTL_1_REMAP {
    struct {
        unsigned int RESERVED                                                     : 32;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int RESERVED                                                     : 32;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CONFIG_CNTL_2 {
    struct {
        unsigned int CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD                     :  4;
        unsigned int CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD                       :  4;
        unsigned int                                                              : 24;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  8;
        unsigned int PWS_CSG_WAIT_DISABLE                                         :  1;
        unsigned int PWS_HS_WAIT_DISABLE                                          :  1;
        unsigned int PWS_GS_WAIT_DISABLE                                          :  1;
        unsigned int PWS_PS_WAIT_DISABLE                                          :  1;
        unsigned int CSC_HALT_ACK_DELAY                                           :  5;
        unsigned int                                                              : 15;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CONFIG_CNTL_2_REMAP {
    struct {
        unsigned int RESERVED                                                     : 32;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int RESERVED                                                     : 32;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CONFIG_CNTL_REMAP {
    struct {
        unsigned int RESERVED                                                     : 32;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int RESERVED                                                     : 32;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CONFIG_PS_CU_EN {
    struct {
        unsigned int ENABLE                                                       :  1;
        unsigned int PKR0_CU_EN                                                   : 15;
        unsigned int PKR1_CU_EN                                                   : 16;
    } gfx09;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PKR_OFFSET                                                   :  4;
        unsigned int                                                              : 28;
    } gfx103CorePlus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  4;
        unsigned int PKR2_OFFSET                                                  :  4;
        unsigned int PKR3_OFFSET                                                  :  4;
        unsigned int                                                              : 20;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_CSG_PIPE_CONTROL {
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int HYSTERESIS_CNT                                               : 13;
        unsigned int                                                              : 19;
    } gfx103CorePlus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_CSQ_WF_ACTIVE_COUNT_0 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_1 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_2 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_3 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_4 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_5 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_6 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_7 {
    struct {
        unsigned int COUNT                                                        : 11;
        unsigned int                                                              :  5;
        unsigned int EVENTS                                                       : 11;
        unsigned int                                                              :  5;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_CSQ_WF_ACTIVE_STATUS {
    struct {
        unsigned int ACTIVE                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_CS_CRAWLER_CONFIG {
    struct {
        unsigned int CSG_DEPTH                                                    :  6;
        unsigned int CSC_DEPTH                                                    :  6;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_DSM_CNTL {
    struct {
        unsigned int SPI_SR_MEM_DSM_IRRITATOR_DATA                                :  2;
        unsigned int SPI_SR_MEM_ENABLE_SINGLE_WRITE                               :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  3;
        unsigned int UNUSED                                                       : 29;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_DSM_CNTL2 {
    struct {
        unsigned int SPI_SR_MEM_ENABLE_ERROR_INJECT                               :  2;
        unsigned int SPI_SR_MEM_SELECT_INJECT_DELAY                               :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  4;
        unsigned int SPI_SR_MEM_INJECT_DELAY                                      :  6;
        unsigned int UNUSED                                                       : 22;
    } gfx09;
    struct {
        unsigned int                                                              :  3;
        unsigned int SPI_SR_MEM_INJECT_DELAY                                      :  6;
        unsigned int                                                              : 23;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_EDC_CNT {
    struct {
        unsigned int SPI_SR_MEM_SED_COUNT                                         :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_EXP_THROTTLE_CTRL {
    struct {
        unsigned int ENABLE                                                       :  1;
        unsigned int PERIOD                                                       :  4;
        unsigned int UPSTEP                                                       :  4;
        unsigned int DOWNSTEP                                                     :  4;
        unsigned int LOW_STALL_MON_HIST_COUNT                                     :  3;
        unsigned int HIGH_STALL_MON_HIST_COUNT                                    :  3;
        unsigned int EXP_STALL_THRESHOLD                                          :  7;
        unsigned int SKEW_COUNT                                                   :  3;
        unsigned int THROTTLE_RESET                                               :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_FEATURE_CTRL {
    struct {
        unsigned int TUNNELING_WAVE_LIMIT                                         :  4;
        unsigned int                                                              : 28;
    } most;
    struct {
        unsigned int CU_LOCKING_FAIRNESS_DISABLE                                  :  1;
        unsigned int                                                              :  1;
        unsigned int ALLOCATION_RATE_THROTTLE_THRESHOLD                           :  5;
        unsigned int ACTIVE_HARD_LOCK_LIMIT                                       :  5;
        unsigned int LR_IMBALANCE_THRESHOLD                                       :  6;
        unsigned int RA_PIPE_DEPTH_THRESHOLD_ALLOC_STALL_EN                       :  1;
        unsigned int BUS_ACTIVITY_THRESHOLD_ALLOC_STALL_EN                        :  1;
        unsigned int BUS_ACTIVITY_THRESHOLD                                       :  8;
        unsigned int TUNNELING_WAVE_LIMIT                                         :  4;
    } gfx101;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  4;
        unsigned int RA_PROBE_IGNORE                                              :  1;
        unsigned int PS_THROTTLE_MAX_WAVE_LIMIT                                   :  6;
        unsigned int RA_PROBE_SKEW_WIF_CTRL                                       :  2;
        unsigned int RA_PROBE_SKEW_OOO_CTRL                                       :  1;
        unsigned int RA_PROBE_SKEW_DISABLE                                        :  1;
        unsigned int                                                              : 17;
    } gfx11;
#endif
#if CHIP_HDR_NAVI21
    struct {
        unsigned int CU_LOCKING_FAIRNESS_DISABLE                                  :  1;
        unsigned int                                                              :  1;
        unsigned int ALLOCATION_RATE_THROTTLE_THRESHOLD                           :  5;
        unsigned int ACTIVE_HARD_LOCK_LIMIT                                       :  5;
        unsigned int LR_IMBALANCE_THRESHOLD                                       :  6;
        unsigned int RA_PIPE_DEPTH_THRESHOLD_ALLOC_STALL_EN                       :  1;
        unsigned int BUS_ACTIVITY_THRESHOLD_ALLOC_STALL_EN                        :  1;
        unsigned int BUS_ACTIVITY_THRESHOLD                                       :  8;
        unsigned int                                                              :  4;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int CU_LOCKING_FAIRNESS_DISABLE                                  :  1;
        unsigned int                                                              :  1;
        unsigned int ALLOCATION_RATE_THROTTLE_THRESHOLD                           :  5;
        unsigned int ACTIVE_HARD_LOCK_LIMIT                                       :  5;
        unsigned int LR_IMBALANCE_THRESHOLD                                       :  6;
        unsigned int RA_PIPE_DEPTH_THRESHOLD_ALLOC_STALL_EN                       :  1;
        unsigned int BUS_ACTIVITY_THRESHOLD_ALLOC_STALL_EN                        :  1;
        unsigned int BUS_ACTIVITY_THRESHOLD                                       :  8;
        unsigned int                                                              :  4;
    } nv22;
#endif
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 28;
        unsigned int TUNNELING_WAVE_LIMIT                                         :  4;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_GDS_CREDITS {
    struct {
        unsigned int DS_DATA_CREDITS                                              :  8;
        unsigned int DS_CMD_CREDITS                                               :  8;
        unsigned int                                                              : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 16;
        unsigned int UNUSED                                                       : 16;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_GFX_CNTL {
    struct {
        unsigned int RESET_COUNTS                                                 :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_GFX_CRAWLER_CONFIG {
    struct {
        unsigned int PS_DEPTH                                                     :  5;
        unsigned int GS_DEPTH                                                     :  6;
        unsigned int HS_DEPTH                                                     :  6;
        unsigned int                                                              : 15;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 17;
        unsigned int VS_DEPTH                                                     :  5;
        unsigned int                                                              : 10;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 17;
        unsigned int PS_ALLOC_DEPTH                                               :  5;
        unsigned int PS_LDS_DONE_DEPTH                                            :  3;
        unsigned int PS_LDS_DONE_CNTL                                             :  1;
        unsigned int RA_PSWAVE_CREDITS                                            :  3;
        unsigned int                                                              :  3;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_GFX_SCRATCH_BASE_HI {
    struct {
        unsigned int DATA                                                         :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_GFX_SCRATCH_BASE_LO {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_GS_THROTTLE_CNTL1 {
    struct {
        unsigned int PH_POLL_INTERVAL                                             :  4;
        unsigned int PH_THROTTLE_BASE                                             :  4;
        unsigned int PH_THROTTLE_STEP_SIZE                                        :  4;
        unsigned int SPI_VGPR_THRESHOLD                                           :  4;
        unsigned int SPI_LDS_THRESHOLD                                            :  4;
        unsigned int SPI_POLL_INTERVAL                                            :  4;
        unsigned int SPI_THROTTLE_BASE                                            :  4;
        unsigned int SPI_THROTTLE_STEP_SIZE                                       :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_GS_THROTTLE_CNTL2 {
    struct {
        unsigned int SPI_THROTTLE_MODE                                            :  2;
        unsigned int GRP_LIFETIME_THRESHOLD                                       :  4;
        unsigned int GRP_LIFETIME_THRESHOLD_FACTOR                                :  2;
        unsigned int GRP_LIFETIME_PENALTY1                                        :  3;
        unsigned int GRP_LIFETIME_PENALTY2                                        :  3;
        unsigned int PS_STALL_THRESHOLD                                           :  2;
        unsigned int PH_MODE                                                      :  1;
        unsigned int RESERVED                                                     : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_IND_DATA {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_IND_INDEX {
    struct {
        unsigned int INDEX                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_INTERP_CONTROL_0 {
    struct {
        unsigned int FLAT_SHADE_ENA                                               :  1;
        unsigned int PNT_SPRITE_ENA                                               :  1;
        unsigned int PNT_SPRITE_OVRD_X                                            :  3;
        unsigned int PNT_SPRITE_OVRD_Y                                            :  3;
        unsigned int PNT_SPRITE_OVRD_Z                                            :  3;
        unsigned int PNT_SPRITE_OVRD_W                                            :  3;
        unsigned int PNT_SPRITE_TOP_1                                             :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_CTR_CTRL {
    struct {
        unsigned int LOAD                                                         :  1;
        unsigned int WAVES_SELECT                                                 :  2;
        unsigned int CLEAR_ON_READ                                                :  1;
        unsigned int RESET_COUNTS                                                 :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_CU_MASK {
    struct {
        unsigned int CU_MASK                                                      : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_PERCU_WAVE_CS {
    struct {
        unsigned int ACTIVE                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_PERCU_WAVE_HSGS {
    struct {
        unsigned int CU_USED_HS                                                   : 16;
        unsigned int CU_USED_GS                                                   : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_PERCU_WAVE_VSPS {
    struct {
        unsigned int CU_USED_VS                                                   : 16;
        unsigned int CU_USED_PS                                                   : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_PERWGP_WAVE_CS {
    struct {
        unsigned int ACTIVE                                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_PERWGP_WAVE_HSGS {
    struct {
        unsigned int WGP_USED_HS                                                  : 16;
        unsigned int WGP_USED_GS                                                  : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_LB_DATA_PERWGP_WAVE_PS {
    struct {
        unsigned int WGP_USED_PS                                                  : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_LB_DATA_PERWGP_WAVE_VSPS {
    struct {
        unsigned int WGP_USED_VS                                                  : 16;
        unsigned int WGP_USED_PS                                                  : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_REG {
    struct {
        unsigned int CNT_DATA                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_DATA_WAVES {
    struct {
        unsigned int COUNT0                                                       : 16;
        unsigned int COUNT1                                                       : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_LB_WGP_MASK {
    struct {
        unsigned int WGP_MASK                                                     : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P0_TRAP_SCREEN_GPR_MIN {
    struct {
        unsigned int VGPR_MIN                                                     :  6;
        unsigned int SGPR_MIN                                                     :  4;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSBA_HI {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSBA_LO {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSMA_HI {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSMA_LO {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P1_TRAP_SCREEN_GPR_MIN {
    struct {
        unsigned int VGPR_MIN                                                     :  6;
        unsigned int SGPR_MIN                                                     :  4;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSBA_HI {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSBA_LO {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSMA_HI {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSMA_LO {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER2_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER3_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER4_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER4_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER4_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 24;
    } gfx09;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER5_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER5_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER5_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 24;
    } gfx09;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PERFCOUNTER_BINS {
    struct {
        unsigned int BIN0_MIN                                                     :  4;
        unsigned int BIN0_MAX                                                     :  4;
        unsigned int BIN1_MIN                                                     :  4;
        unsigned int BIN1_MAX                                                     :  4;
        unsigned int BIN2_MIN                                                     :  4;
        unsigned int BIN2_MAX                                                     :  4;
        unsigned int BIN3_MIN                                                     :  4;
        unsigned int BIN3_MAX                                                     :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PG_ENABLE_STATIC_CU_MASK {
    struct {
        unsigned int CU_MASK                                                      : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PG_ENABLE_STATIC_WGP_MASK {
    struct {
        unsigned int WGP_MASK                                                     : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PQEV_CTRL {
    struct {
        unsigned int SCAN_PERIOD                                                  : 10;
        unsigned int QUEUE_DURATION                                               :  6;
        unsigned int COMPUTE_PIPE_EN                                              :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_ADDR {
    struct {
        unsigned int PERSP_SAMPLE_ENA                                             :  1;
        unsigned int PERSP_CENTER_ENA                                             :  1;
        unsigned int PERSP_CENTROID_ENA                                           :  1;
        unsigned int PERSP_PULL_MODEL_ENA                                         :  1;
        unsigned int LINEAR_SAMPLE_ENA                                            :  1;
        unsigned int LINEAR_CENTER_ENA                                            :  1;
        unsigned int LINEAR_CENTROID_ENA                                          :  1;
        unsigned int LINE_STIPPLE_TEX_ENA                                         :  1;
        unsigned int POS_X_FLOAT_ENA                                              :  1;
        unsigned int POS_Y_FLOAT_ENA                                              :  1;
        unsigned int POS_Z_FLOAT_ENA                                              :  1;
        unsigned int POS_W_FLOAT_ENA                                              :  1;
        unsigned int FRONT_FACE_ENA                                               :  1;
        unsigned int ANCILLARY_ENA                                                :  1;
        unsigned int SAMPLE_COVERAGE_ENA                                          :  1;
        unsigned int POS_FIXED_PT_ENA                                             :  1;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_0 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_1 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_2 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_3 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_4 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_5 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_6 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_7 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_8 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_9 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_10 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_11 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_12 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_13 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_14 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_15 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_16 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_17 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_18 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_19 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  6;
        unsigned int PT_SPRITE_TEX                                                :  1;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int PT_SPRITE_TEX_ATTR1                                          :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 13;
        unsigned int CYL_WRAP                                                     :  4;
        unsigned int                                                              : 15;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_20 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_21 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_22 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_23 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_24 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_25 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_26 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_27 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_28 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_29 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_30 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_CNTL_31 {
    struct {
        unsigned int OFFSET                                                       :  6;
        unsigned int                                                              :  2;
        unsigned int DEFAULT_VAL                                                  :  2;
        unsigned int FLAT_SHADE                                                   :  1;
        unsigned int                                                              :  7;
        unsigned int DUP                                                          :  1;
        unsigned int FP16_INTERP_MODE                                             :  1;
        unsigned int USE_DEFAULT_ATTR1                                            :  1;
        unsigned int DEFAULT_VAL_ATTR1                                            :  2;
        unsigned int                                                              :  1;
        unsigned int ATTR0_VALID                                                  :  1;
        unsigned int ATTR1_VALID                                                  :  1;
        unsigned int                                                              :  6;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 11;
        unsigned int ROTATE_PC_PTR                                                :  1;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int PRIM_ATTR                                                    :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_INPUT_ENA {
    struct {
        unsigned int PERSP_SAMPLE_ENA                                             :  1;
        unsigned int PERSP_CENTER_ENA                                             :  1;
        unsigned int PERSP_CENTROID_ENA                                           :  1;
        unsigned int PERSP_PULL_MODEL_ENA                                         :  1;
        unsigned int LINEAR_SAMPLE_ENA                                            :  1;
        unsigned int LINEAR_CENTER_ENA                                            :  1;
        unsigned int LINEAR_CENTROID_ENA                                          :  1;
        unsigned int LINE_STIPPLE_TEX_ENA                                         :  1;
        unsigned int POS_X_FLOAT_ENA                                              :  1;
        unsigned int POS_Y_FLOAT_ENA                                              :  1;
        unsigned int POS_Z_FLOAT_ENA                                              :  1;
        unsigned int POS_W_FLOAT_ENA                                              :  1;
        unsigned int FRONT_FACE_ENA                                               :  1;
        unsigned int ANCILLARY_ENA                                                :  1;
        unsigned int SAMPLE_COVERAGE_ENA                                          :  1;
        unsigned int POS_FIXED_PT_ENA                                             :  1;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_IN_CONTROL {
    struct {
        unsigned int NUM_INTERP                                                   :  6;
        unsigned int PARAM_GEN                                                    :  1;
        unsigned int OFFCHIP_PARAM_EN                                             :  1;
        unsigned int LATE_PC_DEALLOC                                              :  1;
        unsigned int                                                              :  5;
        unsigned int BC_OPTIMIZE_DISABLE                                          :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  9;
        unsigned int NUM_PRIM_INTERP                                              :  5;
        unsigned int                                                              : 18;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 15;
        unsigned int PS_W32_EN                                                    :  1;
        unsigned int                                                              : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_PS_MAX_WAVE_ID {
    struct {
        unsigned int MAX_WAVE_ID                                                  : 12;
        unsigned int                                                              :  4;
        unsigned int MAX_COLLISION_WAVE_ID                                        : 10;
        unsigned int                                                              :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_0 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_1 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_2 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_3 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_4 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_5 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_6 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_7 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_8 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_9 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_10 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_11 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_12 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_13 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_14 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_15 {
    struct {
        unsigned int VGPR                                                         :  4;
        unsigned int SGPR                                                         :  4;
        unsigned int LDS                                                          :  4;
        unsigned int WAVES                                                        :  3;
        unsigned int BARRIERS                                                     :  4;
        unsigned int                                                              : 13;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_0 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_1 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_2 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_3 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_4 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_5 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_6 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_7 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_8 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_9 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_10 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_11 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_12 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_13 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_14 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_15 {
    struct {
        unsigned int EN                                                           :  1;
        unsigned int TYPE_MASK                                                    : 15;
        unsigned int QUEUE_MASK                                                   :  8;
        unsigned int                                                              :  8;
    } most;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int RESERVE_SPACE_ONLY                                           :  1;
        unsigned int                                                              :  7;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_COL_FORMAT {
    struct {
        unsigned int COL0_EXPORT_FORMAT                                           :  4;
        unsigned int COL1_EXPORT_FORMAT                                           :  4;
        unsigned int COL2_EXPORT_FORMAT                                           :  4;
        unsigned int COL3_EXPORT_FORMAT                                           :  4;
        unsigned int COL4_EXPORT_FORMAT                                           :  4;
        unsigned int COL5_EXPORT_FORMAT                                           :  4;
        unsigned int COL6_EXPORT_FORMAT                                           :  4;
        unsigned int COL7_EXPORT_FORMAT                                           :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_SHADER_GS_MESHLET_DIM {
    struct {
        unsigned int MESHLET_NUM_THREAD_X                                         :  8;
        unsigned int MESHLET_NUM_THREAD_Y                                         :  8;
        unsigned int MESHLET_NUM_THREAD_Z                                         :  8;
        unsigned int MESHLET_THREADGROUP_SIZE                                     :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SPI_SHADER_GS_MESHLET_EXP_ALLOC {
    struct {
        unsigned int MAX_EXP_VERTS                                                :  9;
        unsigned int MAX_EXP_PRIMS                                                :  9;
        unsigned int                                                              : 14;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_SHADER_IDX_FORMAT {
    struct {
        unsigned int IDX0_EXPORT_FORMAT                                           :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_LATE_ALLOC_VS {
    struct {
        unsigned int LIMIT                                                        :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_GS {
    struct {
        unsigned int CHECKSUM                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_HS {
    struct {
        unsigned int CHECKSUM                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_PS {
    struct {
        unsigned int CHECKSUM                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_VS {
    struct {
        unsigned int CHECKSUM                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_ES {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_ES_GS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_GS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_HS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_LS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_LS_HS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_PS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_HI_VS {
    struct {
        unsigned int MEM_BASE                                                     :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_ES {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_ES_GS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_GS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_HS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_LS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_LS_HS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_PS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_LO_VS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC1_ES {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int VGPR_COMP_CNT                                                :  2;
        unsigned int CU_GROUP_ENABLE                                              :  1;
        unsigned int                                                              :  3;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int FP16_OVFL                                                    :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC1_GS {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int CU_GROUP_ENABLE                                              :  1;
        unsigned int                                                              :  3;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int GS_VGPR_COMP_CNT                                             :  2;
        unsigned int FP16_OVFL                                                    :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 25;
        unsigned int MEM_ORDERED                                                  :  1;
        unsigned int FWD_PROGRESS                                                 :  1;
        unsigned int WGP_MODE                                                     :  1;
        unsigned int                                                              :  4;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC1_HS {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int                                                              :  3;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int LS_VGPR_COMP_CNT                                             :  2;
        unsigned int FP16_OVFL                                                    :  1;
        unsigned int                                                              :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int MEM_ORDERED                                                  :  1;
        unsigned int FWD_PROGRESS                                                 :  1;
        unsigned int WGP_MODE                                                     :  1;
        unsigned int                                                              :  5;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC1_LS {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int VGPR_COMP_CNT                                                :  2;
        unsigned int                                                              :  3;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int FP16_OVFL                                                    :  1;
        unsigned int                                                              :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC1_PS {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int CU_GROUP_DISABLE                                             :  1;
        unsigned int                                                              :  3;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int FP16_OVFL                                                    :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 27;
        unsigned int LOAD_PROVOKING_VTX                                           :  1;
        unsigned int                                                              :  4;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 25;
        unsigned int MEM_ORDERED                                                  :  1;
        unsigned int FWD_PROGRESS                                                 :  1;
        unsigned int                                                              :  5;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC1_VS {
    struct {
        unsigned int VGPRS                                                        :  6;
        unsigned int SGPRS                                                        :  4;
        unsigned int PRIORITY                                                     :  2;
        unsigned int FLOAT_MODE                                                   :  8;
        unsigned int PRIV                                                         :  1;
        unsigned int DX10_CLAMP                                                   :  1;
        unsigned int DEBUG_MODE                                                   :  1;
        unsigned int IEEE_MODE                                                    :  1;
        unsigned int VGPR_COMP_CNT                                                :  2;
        unsigned int CU_GROUP_ENABLE                                              :  1;
        unsigned int                                                              :  3;
        unsigned int CDBG_USER                                                    :  1;
        unsigned int FP16_OVFL                                                    :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 27;
        unsigned int MEM_ORDERED                                                  :  1;
        unsigned int FWD_PROGRESS                                                 :  1;
        unsigned int                                                              :  3;
    } gfx10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_ES {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  3;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int                                                              :  3;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_ES_GS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  3;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int                                                              :  3;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_ES_VS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  3;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int                                                              :  3;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_GS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int ES_VGPR_COMP_CNT                                             :  2;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int LDS_SIZE                                                     :  8;
        unsigned int                                                              :  5;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 27;
        unsigned int SKIP_USGPR0                                                  :  1;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int                                                              : 27;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int SHARED_VGPR_CNT                                              :  4;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_GS_VS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int VGPR_COMP_CNT                                                :  2;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int LDS_SIZE                                                     :  8;
        unsigned int SKIP_USGPR0                                                  :  1;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int                                                              :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_HS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int                                                              : 25;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  7;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int                                                              :  2;
        unsigned int SKIP_USGPR0                                                  :  1;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int                                                              :  7;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int TG_SIZE_EN                                                   :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int SHARED_VGPR_CNT                                              :  4;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_LS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  7;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_LS_ES {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  7;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_LS_HS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  7;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_LS_VS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int LDS_SIZE                                                     :  9;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int                                                              :  7;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_PS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int WAVE_CNT_EN                                                  :  1;
        unsigned int EXTRA_LDS_SIZE                                               :  8;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int LOAD_COLLISION_WAVEID                                        :  1;
        unsigned int LOAD_INTRAWAVE_COLLISION                                     :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 27;
        unsigned int SKIP_USGPR0                                                  :  1;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int                                                              : 27;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int SHARED_VGPR_CNT                                              :  4;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC2_VS {
    struct {
        unsigned int SCRATCH_EN                                                   :  1;
        unsigned int USER_SGPR                                                    :  5;
        unsigned int TRAP_PRESENT                                                 :  1;
        unsigned int OC_LDS_EN                                                    :  1;
        unsigned int SO_BASE0_EN                                                  :  1;
        unsigned int SO_BASE1_EN                                                  :  1;
        unsigned int SO_BASE2_EN                                                  :  1;
        unsigned int SO_BASE3_EN                                                  :  1;
        unsigned int SO_EN                                                        :  1;
        unsigned int EXCP_EN                                                      :  9;
        unsigned int PC_BASE_EN                                                   :  1;
        unsigned int                                                              :  9;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int DISPATCH_DRAW_EN                                             :  1;
        unsigned int                                                              :  7;
    } most;
    struct {
        unsigned int                                                              : 27;
        unsigned int SKIP_USGPR0                                                  :  1;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int                                                              :  3;
    } gfx09;
    struct {
        unsigned int                                                              : 27;
        unsigned int USER_SGPR_MSB                                                :  1;
        unsigned int SHARED_VGPR_CNT                                              :  4;
    } gfx10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC3_ES {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int WAVE_LIMIT                                                   :  6;
        unsigned int LOCK_LOW_THRESHOLD                                           :  4;
        unsigned int GROUP_FIFO_DEPTH                                             :  6;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC3_GS {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int WAVE_LIMIT                                                   :  6;
        unsigned int LOCK_LOW_THRESHOLD                                           :  4;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int SIMD_DISABLE                                                 :  4;
        unsigned int                                                              :  2;
    } gfx09;
    struct {
        unsigned int                                                              : 26;
        unsigned int GROUP_FIFO_DEPTH                                             :  6;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC3_HS {
    struct {
        unsigned int WAVE_LIMIT                                                   :  6;
        unsigned int LOCK_LOW_THRESHOLD                                           :  4;
        unsigned int                                                              :  6;
        unsigned int CU_EN                                                        : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 10;
        unsigned int SIMD_DISABLE                                                 :  4;
        unsigned int                                                              : 18;
    } gfx09;
    struct {
        unsigned int                                                              : 10;
        unsigned int GROUP_FIFO_DEPTH                                             :  6;
        unsigned int                                                              : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC3_LS {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int WAVE_LIMIT                                                   :  6;
        unsigned int LOCK_LOW_THRESHOLD                                           :  4;
        unsigned int GROUP_FIFO_DEPTH                                             :  6;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC3_PS {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int WAVE_LIMIT                                                   :  6;
        unsigned int                                                              : 10;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 22;
        unsigned int LOCK_LOW_THRESHOLD                                           :  4;
        unsigned int                                                              :  6;
    } most;
    struct {
        unsigned int                                                              : 26;
        unsigned int SIMD_DISABLE                                                 :  4;
        unsigned int                                                              :  2;
    } gfx09;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 22;
        unsigned int LDS_GROUP_SIZE                                               :  2;
        unsigned int                                                              :  8;
    } gfx104Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC3_VS {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int WAVE_LIMIT                                                   :  6;
        unsigned int LOCK_LOW_THRESHOLD                                           :  4;
        unsigned int                                                              :  6;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 26;
        unsigned int SIMD_DISABLE                                                 :  4;
        unsigned int                                                              :  2;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC4_GS {
    struct {
        unsigned int GROUP_FIFO_DEPTH                                             :  7;
        unsigned int SPI_SHADER_LATE_ALLOC_GS                                     :  7;
        unsigned int                                                              : 18;
    } gfx09;
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int                                                              : 16;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 23;
        unsigned int INST_PREF_SIZE                                               :  6;
        unsigned int                                                              :  3;
    } gfx104Plus;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int SPI_SHADER_LATE_ALLOC_GS                                     :  7;
        unsigned int                                                              :  9;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int CU_EN                                                        :  1;
        unsigned int RESERVED                                                     : 13;
        unsigned int PH_THROTTLE_EN                                               :  1;
        unsigned int SPI_THROTTLE_EN                                              :  1;
        unsigned int                                                              : 13;
        unsigned int TRAP_ON_START                                                :  1;
        unsigned int TRAP_ON_END                                                  :  1;
        unsigned int IMAGE_OP                                                     :  1;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC4_HS {
    struct {
        unsigned int GROUP_FIFO_DEPTH                                             :  7;
        unsigned int                                                              : 25;
    } gfx09;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 16;
        unsigned int INST_PREF_SIZE                                               :  6;
        unsigned int                                                              : 10;
    } gfx104Plus;
#endif
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int                                                              : 16;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 29;
        unsigned int TRAP_ON_START                                                :  1;
        unsigned int TRAP_ON_END                                                  :  1;
        unsigned int IMAGE_OP                                                     :  1;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC4_PS {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 16;
        unsigned int INST_PREF_SIZE                                               :  6;
        unsigned int                                                              : 10;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 29;
        unsigned int TRAP_ON_START                                                :  1;
        unsigned int TRAP_ON_END                                                  :  1;
        unsigned int IMAGE_OP                                                     :  1;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PGM_RSRC4_VS {
    struct {
        unsigned int CU_EN                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_POS_FORMAT {
    struct {
        unsigned int POS0_EXPORT_FORMAT                                           :  4;
        unsigned int POS1_EXPORT_FORMAT                                           :  4;
        unsigned int POS2_EXPORT_FORMAT                                           :  4;
        unsigned int POS3_EXPORT_FORMAT                                           :  4;
        unsigned int                                                              : 16;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 16;
        unsigned int POS4_EXPORT_FORMAT                                           :  4;
        unsigned int                                                              : 12;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_ESGS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_ESGS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_ESGS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_ESGS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_LSHS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_LSHS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_LSHS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_LSHS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_PS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_PS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_PS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_PS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_VS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_VS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_VS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_ACCUM_VS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int COEFFICIENT_HIER_SELECT                                      :  3;
        unsigned int CONTRIBUTION_HIER_SELECT                                     :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int COEFFICIENT                                                  :  8;
        unsigned int                                                              :  9;
    } most;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED                                                     :  1;
        unsigned int                                                              : 17;
    } gfx101;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_CNTR_CTRL_ESGS {
    struct {
        unsigned int TOTAL_WAVE_COUNT_HIER_SELECT                                 :  3;
        unsigned int PER_TYPE_WAVE_COUNT_HIER_SELECT                              :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int TOTAL_WAVE_COUNT_COEFFICIENT                                 :  8;
        unsigned int PER_TYPE_WAVE_COUNT_COEFFICIENT                              :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_CNTR_CTRL_LSHS {
    struct {
        unsigned int TOTAL_WAVE_COUNT_HIER_SELECT                                 :  3;
        unsigned int PER_TYPE_WAVE_COUNT_HIER_SELECT                              :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int TOTAL_WAVE_COUNT_COEFFICIENT                                 :  8;
        unsigned int PER_TYPE_WAVE_COUNT_COEFFICIENT                              :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_CNTR_CTRL_PS {
    struct {
        unsigned int TOTAL_WAVE_COUNT_HIER_SELECT                                 :  3;
        unsigned int PER_TYPE_WAVE_COUNT_HIER_SELECT                              :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int TOTAL_WAVE_COUNT_COEFFICIENT                                 :  8;
        unsigned int PER_TYPE_WAVE_COUNT_COEFFICIENT                              :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_PREF_PRI_CNTR_CTRL_VS {
    struct {
        unsigned int TOTAL_WAVE_COUNT_HIER_SELECT                                 :  3;
        unsigned int PER_TYPE_WAVE_COUNT_HIER_SELECT                              :  3;
        unsigned int GROUP_UPDATE_EN                                              :  1;
        unsigned int                                                              :  1;
        unsigned int TOTAL_WAVE_COUNT_COEFFICIENT                                 :  8;
        unsigned int PER_TYPE_WAVE_COUNT_COEFFICIENT                              :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_REQ_CTRL_ESGS {
    struct {
        unsigned int SOFT_GROUPING_EN                                             :  1;
        unsigned int NUMBER_OF_REQUESTS_PER_CU                                    :  4;
        unsigned int SOFT_GROUPING_ALLOCATION_TIMEOUT                             :  4;
        unsigned int HARD_LOCK_HYSTERESIS                                         :  1;
        unsigned int HARD_LOCK_LOW_THRESHOLD                                      :  5;
        unsigned int PRODUCER_REQUEST_LOCKOUT                                     :  1;
        unsigned int GLOBAL_SCANNING_EN                                           :  1;
        unsigned int ALLOCATION_RATE_THROTTLING_THRESHOLD                         :  3;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_REQ_CTRL_LSHS {
    struct {
        unsigned int SOFT_GROUPING_EN                                             :  1;
        unsigned int NUMBER_OF_REQUESTS_PER_CU                                    :  4;
        unsigned int SOFT_GROUPING_ALLOCATION_TIMEOUT                             :  4;
        unsigned int HARD_LOCK_HYSTERESIS                                         :  1;
        unsigned int HARD_LOCK_LOW_THRESHOLD                                      :  5;
        unsigned int PRODUCER_REQUEST_LOCKOUT                                     :  1;
        unsigned int GLOBAL_SCANNING_EN                                           :  1;
        unsigned int ALLOCATION_RATE_THROTTLING_THRESHOLD                         :  3;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_REQ_CTRL_PS {
    struct {
        unsigned int SOFT_GROUPING_EN                                             :  1;
        unsigned int NUMBER_OF_REQUESTS_PER_CU                                    :  4;
        unsigned int SOFT_GROUPING_ALLOCATION_TIMEOUT                             :  4;
        unsigned int HARD_LOCK_HYSTERESIS                                         :  1;
        unsigned int HARD_LOCK_LOW_THRESHOLD                                      :  5;
        unsigned int PRODUCER_REQUEST_LOCKOUT                                     :  1;
        unsigned int GLOBAL_SCANNING_EN                                           :  1;
        unsigned int ALLOCATION_RATE_THROTTLING_THRESHOLD                         :  3;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_REQ_CTRL_VS {
    struct {
        unsigned int SOFT_GROUPING_EN                                             :  1;
        unsigned int NUMBER_OF_REQUESTS_PER_CU                                    :  4;
        unsigned int SOFT_GROUPING_ALLOCATION_TIMEOUT                             :  4;
        unsigned int HARD_LOCK_HYSTERESIS                                         :  1;
        unsigned int HARD_LOCK_LOW_THRESHOLD                                      :  5;
        unsigned int PRODUCER_REQUEST_LOCKOUT                                     :  1;
        unsigned int GLOBAL_SCANNING_EN                                           :  1;
        unsigned int ALLOCATION_RATE_THROTTLING_THRESHOLD                         :  3;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_RSRC_LIMIT_CTRL {
    struct {
        unsigned int WAVES_PER_SIMD32                                             :  5;
        unsigned int VGPR_PER_SIMD32                                              :  7;
        unsigned int VGPR_WRAP_DISABLE                                            :  1;
        unsigned int BARRIER_LIMIT                                                :  6;
        unsigned int BARRIER_LIMIT_HIERARCHY_LEVEL                                :  1;
        unsigned int LDS_LIMIT                                                    :  8;
        unsigned int LDS_LIMIT_HIERARCHY_LEVEL                                    :  1;
        unsigned int                                                              :  2;
        unsigned int PERFORMANCE_LIMIT_ENABLE                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_ESGS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_ESGS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_ESGS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_ESGS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_LSHS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_LSHS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_LSHS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_LSHS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_PS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_PS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_PS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_PS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_VS_0 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_VS_1 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_VS_2 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_ACCUM_VS_3 {
    struct {
        unsigned int CONTRIBUTION                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_HI_GS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_HI_HS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_LO_GS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_LO_HS {
    struct {
        unsigned int MEM_BASE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_ES_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_GS_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_HS_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_LS_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_PS_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_8 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_9 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_10 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_11 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_12 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_13 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_14 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_15 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_16 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_17 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_18 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_19 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_20 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_21 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_22 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_23 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_24 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_25 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_26 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_27 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_28 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_29 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_30 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_USER_DATA_VS_31 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SHADER_Z_FORMAT {
    struct {
        unsigned int Z_EXPORT_FORMAT                                              :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_START_PHASE {
    struct {
        unsigned int VGPR_START_PHASE                                             :  2;
        unsigned int SGPR_START_PHASE                                             :  2;
        unsigned int WAVE_START_PHASE                                             :  2;
        unsigned int                                                              : 26;
    } gfx09;
    struct {
        unsigned int PC_X_PHASE_SE0                                               :  2;
        unsigned int PC_X_PHASE_SE1                                               :  2;
        unsigned int PC_X_PHASE_SE2                                               :  2;
        unsigned int PC_X_PHASE_SE3                                               :  2;
        unsigned int                                                              : 24;
    } gfx10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SX_EXPORT_BUFFER_SIZES {
    struct {
        unsigned int COLOR_BUFFER_SIZE                                            : 16;
        unsigned int POSITION_BUFFER_SIZE                                         : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SX_SCOREBOARD_BUFFER_SIZES {
    struct {
        unsigned int COLOR_SCOREBOARD_SIZE                                        : 16;
        unsigned int POSITION_SCOREBOARD_SIZE                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SYS_COMPUTE {
    struct {
        unsigned int PIPE                                                         :  8;
        unsigned int                                                              : 24;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_SYS_WIF_CNTL {
    struct {
        unsigned int THRESHOLD                                                    :  8;
        unsigned int                                                              : 24;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_TMPRING_SIZE {
    struct {
        unsigned int WAVES                                                        : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int WAVESIZE                                                     : 13;
        unsigned int                                                              :  7;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int WAVESIZE                                                     : 15;
        unsigned int                                                              :  5;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_USER_ACCUM_VMID_CNTL {
    struct {
        unsigned int EN_USER_ACCUM                                                :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_VS_OUT_CONFIG {
    struct {
        unsigned int                                                              :  1;
        unsigned int VS_EXPORT_COUNT                                              :  5;
        unsigned int                                                              : 26;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int VS_HALF_PACK                                                 :  1;
        unsigned int                                                              : 25;
    } gfx09_10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  8;
        unsigned int PRIM_EXPORT_COUNT                                            :  5;
        unsigned int                                                              : 19;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              :  7;
        unsigned int NO_PC_EXPORT                                                 :  1;
        unsigned int                                                              : 24;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WAVE_LIMIT_CNTL {
    struct {
        unsigned int PS_WAVE_GRAN                                                 :  2;
        unsigned int                                                              :  2;
        unsigned int GS_WAVE_GRAN                                                 :  2;
        unsigned int HS_WAVE_GRAN                                                 :  2;
        unsigned int                                                              : 24;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  2;
        unsigned int VS_WAVE_GRAN                                                 :  2;
        unsigned int                                                              : 28;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WAVE_LIMIT_CNTL_REMAP {
    struct {
        unsigned int RESERVED                                                     : 32;
    } gfx101;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int RESERVED                                                     : 32;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS0 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS1 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS2 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS3 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS4 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS5 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS6 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS7 {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              : 25;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_GFX {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              :  5;
        unsigned int HS_GRP_VALUE                                                 :  5;
        unsigned int                                                              :  5;
        unsigned int GS_GRP_VALUE                                                 :  5;
        unsigned int                                                              :  5;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  7;
        unsigned int LS_GRP_VALUE                                                 :  5;
        unsigned int                                                              :  5;
        unsigned int ES_GRP_VALUE                                                 :  5;
        unsigned int                                                              : 10;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WCL_PIPE_PERCENT_HP3D {
    struct {
        unsigned int VALUE                                                        :  7;
        unsigned int                                                              :  5;
        unsigned int HS_GRP_VALUE                                                 :  5;
        unsigned int                                                              :  5;
        unsigned int GS_GRP_VALUE                                                 :  5;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_WF_ACTIVE_COUNT_GFX {
    struct {
        unsigned int WF_ALLOCATED                                                 :  8;
        unsigned int WF_ACTIVE                                                    : 16;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_WF_ACTIVE_COUNT_HPG {
    struct {
        unsigned int WF_ALLOCATED                                                 :  8;
        unsigned int WF_ACTIVE                                                    : 16;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SPI_WF_LIFETIME_CNTL {
    struct {
        unsigned int SAMPLE_PERIOD                                                :  4;
        unsigned int EN                                                           :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_0 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_1 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_2 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_3 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_4 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_5 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_6 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_7 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_8 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_9 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int EN_WARN                                                      :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_0 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_1 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_2 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_3 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_4 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_5 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_6 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_7 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_8 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_9 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_10 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_11 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_12 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_13 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_14 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_15 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_16 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_17 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_18 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_19 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SPI_WF_LIFETIME_STATUS_20 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SPI_WF_LIFETIME_STATUS_21 {
    struct {
        unsigned int MAX_CNT                                                      : 31;
        unsigned int INT_SENT                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SQG_CONFIG {
    struct {
        unsigned int                                                              : 12;
        unsigned int SQG_WAVEDONE_FIFO_DEPTH                                      :  1;
        unsigned int                                                              : 19;
    } most;
    struct {
        unsigned int UTCL0_PREFETCH_PAGE                                          :  4;
        unsigned int UTCL0_RETRY_TIMER                                            :  7;
        unsigned int                                                              : 21;
    } gfx10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 13;
        unsigned int SQG_ICPFT_EN                                                 :  1;
        unsigned int SQG_ICPFT_CLR                                                :  1;
        unsigned int                                                              : 17;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int GL1H_PREFETCH_PAGE                                           :  4;
        unsigned int                                                              : 12;
        unsigned int XNACK_INTR_MASK                                              : 16;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_GL1H_STATUS {
    struct {
        unsigned int R0_ACK_ERR_DETECTED                                          :  1;
        unsigned int R0_XNACK_ERR_DETECTED                                        :  1;
        unsigned int R1_ACK_ERR_DETECTED                                          :  1;
        unsigned int R1_XNACK_ERR_DETECTED                                        :  1;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER4_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER4_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER4_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER5_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER5_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER5_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER6_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER6_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER6_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER7_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER7_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER7_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER_CTRL {
    struct {
        unsigned int PS_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int GS_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int HS_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int CS_EN                                                        :  1;
        unsigned int                                                              :  7;
        unsigned int DISABLE_ME0PIPE0_PERF                                        :  1;
        unsigned int DISABLE_ME0PIPE1_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE0_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE1_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE2_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE3_PERF                                        :  1;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERFCOUNTER_CTRL2 {
    struct {
        unsigned int FORCE_EN                                                     :  1;
        unsigned int VMID_EN                                                      : 16;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQG_PERF_SAMPLE_FINISH {
    struct {
        unsigned int STATUS                                                       :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SQG_STATUS {
    struct {
        unsigned int REG_BUSY                                                     :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQG_UTCL0_CNTL1 {
    struct {
        unsigned int FORCE_4K_L2_RESP                                             :  1;
        unsigned int GPUVM_64K_DEF                                                :  1;
        unsigned int GPUVM_PERM_MODE                                              :  1;
        unsigned int RESP_MODE                                                    :  2;
        unsigned int RESP_FAULT_MODE                                              :  2;
        unsigned int CLIENTID                                                     :  9;
        unsigned int RESERVED                                                     :  1;
        unsigned int ENABLE_PUSH_LFIFO                                            :  1;
        unsigned int ENABLE_LFIFO_PRI_ARB                                         :  1;
        unsigned int REG_INV_VMID                                                 :  4;
        unsigned int REG_INV_ALL_VMID                                             :  1;
        unsigned int REG_INV_TOGGLE                                               :  1;
        unsigned int CLIENT_INVALIDATE_ALL_VMID                                   :  1;
        unsigned int FORCE_MISS                                                   :  1;
        unsigned int FORCE_IN_ORDER                                               :  1;
        unsigned int REDUCE_FIFO_DEPTH_BY_2                                       :  2;
        unsigned int REDUCE_CACHE_SIZE_BY_2                                       :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQG_UTCL0_CNTL2 {
    struct {
        unsigned int SPARE                                                        :  8;
        unsigned int LFIFO_SCAN_DISABLE                                           :  1;
        unsigned int MTYPE_OVRD_DIS                                               :  1;
        unsigned int LINE_VALID                                                   :  1;
        unsigned int DIS_EDC                                                      :  1;
        unsigned int GPUVM_INV_MODE                                               :  1;
        unsigned int SHOOTDOWN_OPT                                                :  1;
        unsigned int FORCE_SNOOP                                                  :  1;
        unsigned int FORCE_GPUVM_INV_ACK                                          :  1;
        unsigned int ARB_BURST_MODE                                               :  2;
        unsigned int ENABLE_PERF_EVENT_RD_WR                                      :  1;
        unsigned int PERF_EVENT_RD_WR                                             :  1;
        unsigned int ENABLE_PERF_EVENT_VMID                                       :  1;
        unsigned int PERF_EVENT_VMID                                              :  4;
        unsigned int DIS_DUAL_L2_REQ                                              :  1;
        unsigned int FORCE_FRAG_2M_TO_64K                                         :  1;
        unsigned int PERM_MODE_OVRD                                               :  1;
        unsigned int LINE_INVALIDATE_OPT                                          :  1;
        unsigned int GPUVM_16K_DEF                                                :  1;
        unsigned int RESERVED                                                     :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQG_UTCL0_STATUS {
    struct {
        unsigned int FAULT_DETECTED                                               :  1;
        unsigned int RETRY_DETECTED                                               :  1;
        unsigned int PRT_DETECTED                                                 :  1;
        unsigned int RESERVED                                                     :  5;
        unsigned int UNUSED                                                       : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_ALU_CLK_CTRL {
    struct {
        unsigned int FORCE_CU_ON_SH0                                              : 16;
        unsigned int FORCE_CU_ON_SH1                                              : 16;
    } gfx09;
    struct {
        unsigned int FORCE_WGP_ON_SA0                                             : 16;
        unsigned int FORCE_WGP_ON_SA1                                             : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_ARB_CONFIG {
    struct {
        unsigned int WG_RR_INTERVAL                                               :  2;
        unsigned int                                                              :  2;
        unsigned int FWD_PROG_INTERVAL                                            :  2;
        unsigned int                                                              : 26;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int DISABLE_SECOND_TRY                                           :  1;
        unsigned int                                                              : 23;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_BUF_RSRC_WORD0 {
    struct {
        unsigned int BASE_ADDRESS                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_BUF_RSRC_WORD1 {
    struct {
        unsigned int BASE_ADDRESS_HI                                              : 16;
        unsigned int STRIDE                                                       : 14;
        unsigned int CACHE_SWIZZLE                                                :  1;
        unsigned int SWIZZLE_ENABLE                                               :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_BUF_RSRC_WORD2 {
    struct {
        unsigned int NUM_RECORDS                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_BUF_RSRC_WORD3 {
    struct {
        unsigned int DST_SEL_X                                                    :  3;
        unsigned int DST_SEL_Y                                                    :  3;
        unsigned int DST_SEL_Z                                                    :  3;
        unsigned int DST_SEL_W                                                    :  3;
        unsigned int NUM_FORMAT                                                   :  3;
        unsigned int DATA_FORMAT                                                  :  4;
        unsigned int USER_VM_ENABLE                                               :  1;
        unsigned int USER_VM_MODE                                                 :  1;
        unsigned int INDEX_STRIDE                                                 :  2;
        unsigned int ADD_TID_ENABLE                                               :  1;
        unsigned int                                                              :  3;
        unsigned int NV                                                           :  1;
        unsigned int                                                              :  2;
        unsigned int TYPE                                                         :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SQ_CLK_CTRL {
    struct {
        unsigned int                                                              :  2;
        unsigned int SQ_SPI_MSG_FGCG_OVERRIDE                                     :  1;
        unsigned int SQ_SPI_EXPREQ_FGCG_OVERRIDE                                  :  1;
        unsigned int SQ_SX_EXPCMD_FGCG_OVERRIDE                                   :  1;
        unsigned int SQ_SQC_TTRACE_FGCG_OVERRIDE                                  :  1;
        unsigned int WCLK_OVERRIDE                                                :  1;
        unsigned int PERFMON_OVERRIDE                                             :  1;
        unsigned int OVERRIDE_LDS_IDX_BUSY                                        :  1;
        unsigned int OVERRIDE_LDS_DIRECT_BUSY                                     :  1;
        unsigned int WCLK_SLEEP_VMEM_OVERRIDE                                     :  1;
        unsigned int WCLK_SLEEP_EXPALLOC_OVERRIDE                                 :  1;
        unsigned int                                                              : 20;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  1;
        unsigned int PIPE2DCLK_OVERRIDE                                           :  1;
        unsigned int                                                              : 30;
    } gfx103;
#endif
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int WCLK2DCLK_OVERRIDE                                           :  1;
        unsigned int                                                              : 31;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 16;
        unsigned int SQ_LDS_DIRECT_FGCG_OVERRIDE                                  :  1;
        unsigned int                                                              : 15;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int SQ_SP_CMD_FGCG_OVERRIDE                                      :  1;
        unsigned int SQ_SP_CONST_FGCG_OVERRIDE                                    :  1;
        unsigned int SQ_SP_EXP_FGCG_OVERRIDE                                      :  1;
        unsigned int SQ_SP_VMEM_FGCG_OVERRIDE                                     :  1;
        unsigned int                                                              : 16;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SQ_CMD {
    struct {
        unsigned int                                                              :  4;
        unsigned int MODE                                                         :  3;
        unsigned int CHECK_VMID                                                   :  1;
        unsigned int DATA                                                         :  4;
        unsigned int                                                              : 12;
        unsigned int QUEUE_ID                                                     :  3;
        unsigned int                                                              :  1;
        unsigned int VM_ID                                                        :  4;
    } bits, bitfields;
    struct {
        unsigned int CMD                                                          :  3;
        unsigned int                                                              : 13;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int                                                              : 10;
    } gfx09;
    struct {
        unsigned int CMD                                                          :  4;
        unsigned int                                                              : 12;
        unsigned int WAVE_ID                                                      :  5;
        unsigned int                                                              : 11;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_CMD_TIMESTAMP {
    struct {
        unsigned int TIMESTAMP                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_CONFIG {
    struct {
        unsigned int                                                              :  9;
        unsigned int DEBUG_SINGLE_MEMOP                                           :  1;
        unsigned int DEBUG_ONE_INST_CLAUSE                                        :  1;
        unsigned int OVERRIDE_LDS_IDX_BUSY                                        :  1;
        unsigned int                                                              :  9;
        unsigned int REPLAY_SLEEP_CNT                                             :  7;
        unsigned int                                                              :  4;
    } most;
    struct {
        unsigned int                                                              :  7;
        unsigned int OVERRIDE_ALU_BUSY                                            :  1;
        unsigned int DEBUG_EN                                                     :  1;
        unsigned int                                                              :  3;
        unsigned int EARLY_TA_DONE_DISABLE                                        :  1;
        unsigned int DUA_FLAT_LOCK_ENABLE                                         :  1;
        unsigned int DUA_LDS_BYPASS_DISABLE                                       :  1;
        unsigned int DUA_FLAT_LDS_PINGPONG_DISABLE                                :  1;
        unsigned int DISABLE_VMEM_SOFT_CLAUSE                                     :  1;
        unsigned int DISABLE_SMEM_SOFT_CLAUSE                                     :  1;
        unsigned int                                                              : 10;
        unsigned int DISABLE_SP_VGPR_WRITE_SKIP                                   :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_FLAT_SOFT_CLAUSE                                     :  1;
        unsigned int DISABLE_MIMG_SOFT_CLAUSE                                     :  1;
    } gfx09;
    struct {
        unsigned int                                                              : 18;
        unsigned int ENABLE_HIPRIO_ON_EXP_RDY_VS                                  :  1;
        unsigned int PRIO_VAL_ON_EXP_RDY_VS                                       :  2;
        unsigned int                                                              :  8;
        unsigned int DISABLE_SP_REDUNDANT_THREAD_GATING                           :  1;
        unsigned int                                                              :  2;
    } gfx09_10;
    struct {
        unsigned int                                                              : 12;
        unsigned int VGPR_SWIZZLE_EN                                              :  1;
        unsigned int LDS_BUSY_HYSTERESIS_CNT                                      :  2;
        unsigned int SP_BUSY_HYSTERESIS_CNT                                       :  2;
        unsigned int                                                              : 13;
        unsigned int TA_BUSY_HYSTERESIS_CNT                                       :  2;
    } gfx10;
    struct {
        unsigned int UNUSED                                                       :  7;
        unsigned int                                                              : 25;
    } gfx101;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int UNUSED                                                       :  5;
        unsigned int CHICKEN_BIT_DEGGIGXX0_8637                                   :  1;
        unsigned int UNUSED_6                                                     :  1;
        unsigned int                                                              : 25;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 10;
        unsigned int DISABLE_SGPR_RD_KILL                                         :  1;
        unsigned int                                                              : 10;
        unsigned int WCLK_HYSTERESIS_CNT                                          :  2;
        unsigned int                                                              :  9;
    } gfx103PlusExclusive;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int DISABLE_VMEM_EXEC_ZERO_SKIP                                  :  1;
        unsigned int                                                              : 17;
        unsigned int DISABLE_END_CLAUSE_TX                                        :  1;
        unsigned int                                                              :  4;
    } gfx104Plus;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int ECO_SPARE                                                    :  8;
        unsigned int NEW_TRANS_ARB_SCHEME                                         :  1;
        unsigned int                                                              :  9;
        unsigned int ENABLE_HIPRIO_ON_EXP_RDY_GS                                  :  1;
        unsigned int PRIO_VAL_ON_EXP_RDY_GS                                       :  2;
        unsigned int                                                              : 11;
    } gfx11;
#endif
    struct {
        unsigned int UNUSED                                                       :  7;
        unsigned int                                                              : 25;
    } vg10_Vg12_Rv1x_Rv2x;
    struct {
        unsigned int DISABLE_BARRIER_WAITCNT                                      :  1;
        unsigned int UNUSED                                                       :  6;
        unsigned int                                                              : 25;
    } vg20_Rn;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_DSM_CNTL {
    struct {
        unsigned int WAVEFRONT_STALL_0                                            :  1;
        unsigned int WAVEFRONT_STALL_1                                            :  1;
        unsigned int SPI_BACKPRESSURE_0                                           :  1;
        unsigned int SPI_BACKPRESSURE_1                                           :  1;
        unsigned int                                                              :  4;
        unsigned int SEL_DSM_SGPR_IRRITATOR_DATA0                                 :  1;
        unsigned int SEL_DSM_SGPR_IRRITATOR_DATA1                                 :  1;
        unsigned int SGPR_ENABLE_SINGLE_WRITE                                     :  1;
        unsigned int                                                              :  5;
        unsigned int SEL_DSM_LDS_IRRITATOR_DATA0                                  :  1;
        unsigned int SEL_DSM_LDS_IRRITATOR_DATA1                                  :  1;
        unsigned int LDS_ENABLE_SINGLE_WRITE01                                    :  1;
        unsigned int SEL_DSM_LDS_IRRITATOR_DATA2                                  :  1;
        unsigned int SEL_DSM_LDS_IRRITATOR_DATA3                                  :  1;
        unsigned int LDS_ENABLE_SINGLE_WRITE23                                    :  1;
        unsigned int                                                              :  2;
        unsigned int SEL_DSM_SP_IRRITATOR_DATA0                                   :  1;
        unsigned int SEL_DSM_SP_IRRITATOR_DATA1                                   :  1;
        unsigned int SP_ENABLE_SINGLE_WRITE                                       :  1;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_DSM_CNTL2 {
    struct {
        unsigned int SGPR_ENABLE_ERROR_INJECT                                     :  2;
        unsigned int SGPR_SELECT_INJECT_DELAY                                     :  1;
        unsigned int LDS_D_ENABLE_ERROR_INJECT                                    :  2;
        unsigned int LDS_D_SELECT_INJECT_DELAY                                    :  1;
        unsigned int LDS_I_ENABLE_ERROR_INJECT                                    :  2;
        unsigned int LDS_I_SELECT_INJECT_DELAY                                    :  1;
        unsigned int SP_ENABLE_ERROR_INJECT                                       :  2;
        unsigned int SP_SELECT_INJECT_DELAY                                       :  1;
        unsigned int                                                              :  2;
        unsigned int LDS_INJECT_DELAY                                             :  6;
        unsigned int SP_INJECT_DELAY                                              :  6;
        unsigned int SQ_INJECT_DELAY                                              :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_DS_0 {
    struct {
        unsigned int OFFSET0                                                      :  8;
        unsigned int OFFSET1                                                      :  8;
        unsigned int GDS                                                          :  1;
        unsigned int OP                                                           :  8;
        unsigned int                                                              :  1;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_DS_1 {
    struct {
        unsigned int ADDR                                                         :  8;
        unsigned int DATA0                                                        :  8;
        unsigned int DATA1                                                        :  8;
        unsigned int VDST                                                         :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EDC_CNT {
    struct {
        unsigned int LDS_D_SEC_COUNT                                              :  2;
        unsigned int LDS_D_DED_COUNT                                              :  2;
        unsigned int LDS_I_SEC_COUNT                                              :  2;
        unsigned int LDS_I_DED_COUNT                                              :  2;
        unsigned int SGPR_SEC_COUNT                                               :  2;
        unsigned int SGPR_DED_COUNT                                               :  2;
        unsigned int VGPR0_SEC_COUNT                                              :  2;
        unsigned int VGPR0_DED_COUNT                                              :  2;
        unsigned int VGPR1_SEC_COUNT                                              :  2;
        unsigned int VGPR1_DED_COUNT                                              :  2;
        unsigned int VGPR2_SEC_COUNT                                              :  2;
        unsigned int VGPR2_DED_COUNT                                              :  2;
        unsigned int VGPR3_SEC_COUNT                                              :  2;
        unsigned int VGPR3_DED_COUNT                                              :  2;
        unsigned int                                                              :  4;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EDC_DED_CNT {
    struct {
        unsigned int LDS_DED                                                      :  8;
        unsigned int SGPR_DED                                                     :  8;
        unsigned int VGPR_DED                                                     :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EDC_FUE_CNTL {
    struct {
        unsigned int BLOCK_FUE_FLAGS                                              : 16;
        unsigned int FUE_INTERRUPT_ENABLES                                        : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EDC_INFO {
    struct {
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int SOURCE                                                       :  3;
        unsigned int VM_ID                                                        :  4;
        unsigned int                                                              : 19;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EDC_SEC_CNT {
    struct {
        unsigned int LDS_SEC                                                      :  8;
        unsigned int SGPR_SEC                                                     :  8;
        unsigned int VGPR_SEC                                                     :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EXP_0 {
    struct {
        unsigned int EN                                                           :  4;
        unsigned int TGT                                                          :  6;
        unsigned int COMPR                                                        :  1;
        unsigned int DONE                                                         :  1;
        unsigned int VM                                                           :  1;
        unsigned int                                                              : 13;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_EXP_1 {
    struct {
        unsigned int VSRC0                                                        :  8;
        unsigned int VSRC1                                                        :  8;
        unsigned int VSRC2                                                        :  8;
        unsigned int VSRC3                                                        :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_FIFO_SIZES {
    struct {
        unsigned int INTERRUPT_FIFO_SIZE                                          :  4;
        unsigned int                                                              : 14;
        unsigned int VMEM_DATA_FIFO_SIZE                                          :  2;
        unsigned int                                                              : 12;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int TTRACE_FIFO_SIZE                                             :  4;
        unsigned int                                                              :  4;
        unsigned int EXPORT_BUF_SIZE                                              :  2;
        unsigned int                                                              : 14;
    } gfx09;
    struct {
        unsigned int                                                              : 12;
        unsigned int EXPORT_BUF_VS_RESERVED                                       :  2;
        unsigned int                                                              : 18;
    } gfx10;
    struct {
        unsigned int                                                              :  8;
        unsigned int TTRACE_FIFO_SIZE                                             :  2;
        unsigned int                                                              :  4;
        unsigned int EXPORT_BUF_PS_RESERVED                                       :  2;
        unsigned int EXPORT_BUF_REDUCE                                            :  2;
        unsigned int                                                              : 14;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 12;
        unsigned int EXPORT_BUF_GS_RESERVED                                       :  2;
        unsigned int                                                              :  6;
        unsigned int EXPORT_BUF_PRIMPOS_LIMIT                                     :  2;
        unsigned int                                                              : 10;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_FLAT_0 {
    struct {
        unsigned int OFFSET                                                       : 12;
        unsigned int                                                              :  1;
        unsigned int LDS                                                          :  1;
        unsigned int SEG                                                          :  2;
        unsigned int GLC                                                          :  1;
        unsigned int SLC                                                          :  1;
        unsigned int OP                                                           :  7;
        unsigned int                                                              :  1;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_FLAT_1 {
    struct {
        unsigned int ADDR                                                         :  8;
        unsigned int DATA                                                         :  8;
        unsigned int SADDR                                                        :  7;
        unsigned int NV                                                           :  1;
        unsigned int VDST                                                         :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_FLAT_SCRATCH_WORD0 {
    struct {
        unsigned int SIZE                                                         : 19;
        unsigned int                                                              : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_FLAT_SCRATCH_WORD1 {
    struct {
        unsigned int OFFSET                                                       : 24;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_GLBL_0 {
    struct {
        unsigned int OFFSET                                                       : 13;
        unsigned int LDS                                                          :  1;
        unsigned int SEG                                                          :  2;
        unsigned int GLC                                                          :  1;
        unsigned int SLC                                                          :  1;
        unsigned int OP                                                           :  7;
        unsigned int                                                              :  1;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_GLBL_1 {
    struct {
        unsigned int ADDR                                                         :  8;
        unsigned int DATA                                                         :  8;
        unsigned int SADDR                                                        :  7;
        unsigned int NV                                                           :  1;
        unsigned int VDST                                                         :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD0 {
    struct {
        unsigned int BASE_ADDRESS                                                 : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD1 {
    struct {
        unsigned int BASE_ADDRESS_HI                                              :  8;
        unsigned int MIN_LOD                                                      : 12;
        unsigned int DATA_FORMAT                                                  :  6;
        unsigned int NUM_FORMAT                                                   :  4;
        unsigned int NV                                                           :  1;
        unsigned int META_DIRECT                                                  :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD2 {
    struct {
        unsigned int WIDTH                                                        : 14;
        unsigned int HEIGHT                                                       : 14;
        unsigned int PERF_MOD                                                     :  3;
        unsigned int                                                              :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD3 {
    struct {
        unsigned int DST_SEL_X                                                    :  3;
        unsigned int DST_SEL_Y                                                    :  3;
        unsigned int DST_SEL_Z                                                    :  3;
        unsigned int DST_SEL_W                                                    :  3;
        unsigned int BASE_LEVEL                                                   :  4;
        unsigned int LAST_LEVEL                                                   :  4;
        unsigned int SW_MODE                                                      :  5;
        unsigned int                                                              :  3;
        unsigned int TYPE                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD4 {
    struct {
        unsigned int DEPTH                                                        : 13;
        unsigned int PITCH                                                        : 16;
        unsigned int BC_SWIZZLE                                                   :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD5 {
    struct {
        unsigned int BASE_ARRAY                                                   : 13;
        unsigned int ARRAY_PITCH                                                  :  4;
        unsigned int META_DATA_ADDRESS                                            :  8;
        unsigned int META_LINEAR                                                  :  1;
        unsigned int META_PIPE_ALIGNED                                            :  1;
        unsigned int META_RB_ALIGNED                                              :  1;
        unsigned int MAX_MIP                                                      :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD6 {
    struct {
        unsigned int MIN_LOD_WARN                                                 : 12;
        unsigned int COUNTER_BANK_ID                                              :  8;
        unsigned int LOD_HDW_CNT_EN                                               :  1;
        unsigned int COMPRESSION_EN                                               :  1;
        unsigned int ALPHA_IS_ON_MSB                                              :  1;
        unsigned int COLOR_TRANSFORM                                              :  1;
        unsigned int LOST_ALPHA_BITS                                              :  4;
        unsigned int LOST_COLOR_BITS                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_RSRC_WORD7 {
    struct {
        unsigned int META_DATA_ADDRESS                                            : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_SAMP_WORD0 {
    struct {
        unsigned int CLAMP_X                                                      :  3;
        unsigned int CLAMP_Y                                                      :  3;
        unsigned int CLAMP_Z                                                      :  3;
        unsigned int MAX_ANISO_RATIO                                              :  3;
        unsigned int DEPTH_COMPARE_FUNC                                           :  3;
        unsigned int FORCE_UNNORMALIZED                                           :  1;
        unsigned int ANISO_THRESHOLD                                              :  3;
        unsigned int MC_COORD_TRUNC                                               :  1;
        unsigned int FORCE_DEGAMMA                                                :  1;
        unsigned int ANISO_BIAS                                                   :  6;
        unsigned int TRUNC_COORD                                                  :  1;
        unsigned int DISABLE_CUBE_WRAP                                            :  1;
        unsigned int FILTER_MODE                                                  :  2;
        unsigned int COMPAT_MODE                                                  :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_SAMP_WORD1 {
    struct {
        unsigned int MIN_LOD                                                      : 12;
        unsigned int MAX_LOD                                                      : 12;
        unsigned int PERF_MIP                                                     :  4;
        unsigned int PERF_Z                                                       :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_SAMP_WORD2 {
    struct {
        unsigned int LOD_BIAS                                                     : 14;
        unsigned int LOD_BIAS_SEC                                                 :  6;
        unsigned int XY_MAG_FILTER                                                :  2;
        unsigned int XY_MIN_FILTER                                                :  2;
        unsigned int Z_FILTER                                                     :  2;
        unsigned int MIP_FILTER                                                   :  2;
        unsigned int MIP_POINT_PRECLAMP                                           :  1;
        unsigned int BLEND_ZERO_PRT                                               :  1;
        unsigned int FILTER_PREC_FIX                                              :  1;
        unsigned int ANISO_OVERRIDE                                               :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IMG_SAMP_WORD3 {
    struct {
        unsigned int BORDER_COLOR_PTR                                             : 12;
        unsigned int SKIP_DEGAMMA                                                 :  1;
        unsigned int                                                              : 17;
        unsigned int BORDER_COLOR_TYPE                                            :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IND_DATA {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_IND_INDEX {
    struct {
        unsigned int                                                              : 16;
        unsigned int INDEX                                                        : 16;
    } bits, bitfields;
    struct {
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int THREAD_ID                                                    :  6;
        unsigned int AUTO_INCR                                                    :  1;
        unsigned int FORCE_READ                                                   :  1;
        unsigned int READ_TIMEOUT                                                 :  1;
        unsigned int UNINDEXED                                                    :  1;
        unsigned int                                                              : 16;
    } gfx09;
    struct {
        unsigned int WAVE_ID                                                      :  5;
        unsigned int WORKITEM_ID                                                  :  6;
        unsigned int AUTO_INCR                                                    :  1;
        unsigned int                                                              : 20;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INST {
    struct {
        unsigned int ENCODING                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_AUTO_MASK {
    struct {
        unsigned int MASK                                                         : 24;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_MSG_CTRL {
    struct {
        unsigned int STALL                                                        :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_AUTO_CTXID {
    struct {
        unsigned int THREAD_TRACE                                                 :  1;
        unsigned int WLT                                                          :  1;
        unsigned int THREAD_TRACE_BUF_FULL                                        :  1;
        unsigned int REG_TIMESTAMP                                                :  1;
        unsigned int CMD_TIMESTAMP                                                :  1;
        unsigned int HOST_CMD_OVERFLOW                                            :  1;
        unsigned int HOST_REG_OVERFLOW                                            :  1;
        unsigned int IMMED_OVERFLOW                                               :  1;
        unsigned int THREAD_TRACE_UTC_ERROR                                       :  1;
        unsigned int                                                              : 15;
        unsigned int SE_ID                                                        :  2;
        unsigned int ENCODING                                                     :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_AUTO_HI {
    struct {
        unsigned int                                                              :  8;
        unsigned int SE_ID                                                        :  2;
        unsigned int ENCODING                                                     :  2;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_AUTO_LO {
    struct {
        unsigned int THREAD_TRACE                                                 :  1;
        unsigned int WLT                                                          :  1;
        unsigned int THREAD_TRACE_BUF_FULL                                        :  1;
        unsigned int REG_TIMESTAMP                                                :  1;
        unsigned int CMD_TIMESTAMP                                                :  1;
        unsigned int HOST_CMD_OVERFLOW                                            :  1;
        unsigned int HOST_REG_OVERFLOW                                            :  1;
        unsigned int IMMED_OVERFLOW                                               :  1;
        unsigned int THREAD_TRACE_UTC_ERROR                                       :  1;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_CMN_CTXID {
    struct {
        unsigned int                                                              : 24;
        unsigned int SE_ID                                                        :  2;
        unsigned int ENCODING                                                     :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_CMN_HI {
    struct {
        unsigned int                                                              :  8;
        unsigned int SE_ID                                                        :  2;
        unsigned int ENCODING                                                     :  2;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_WAVE_CTXID {
    struct {
        unsigned int DATA                                                         : 12;
        unsigned int SH_ID                                                        :  1;
        unsigned int PRIV                                                         :  1;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int CU_ID                                                        :  4;
        unsigned int SE_ID                                                        :  2;
        unsigned int ENCODING                                                     :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_WAVE_HI {
    struct {
        unsigned int CU_ID                                                        :  4;
        unsigned int VM_ID                                                        :  4;
        unsigned int SE_ID                                                        :  2;
        unsigned int ENCODING                                                     :  2;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_INTERRUPT_WORD_WAVE_LO {
    struct {
        unsigned int DATA                                                         : 24;
        unsigned int SH_ID                                                        :  1;
        unsigned int PRIV                                                         :  1;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR0_CU {
    struct {
        unsigned int SH0_MASK                                                     : 16;
        unsigned int SH1_MASK                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR1_CU {
    struct {
        unsigned int SH0_MASK                                                     : 16;
        unsigned int SH1_MASK                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR2_CU {
    struct {
        unsigned int SH0_MASK                                                     : 16;
        unsigned int SH1_MASK                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR3_CU {
    struct {
        unsigned int SH0_MASK                                                     : 16;
        unsigned int SH1_MASK                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR_CTRL {
    struct {
        unsigned int START                                                        :  1;
        unsigned int LOAD                                                         :  1;
        unsigned int CLEAR                                                        :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR_SEL {
    struct {
        unsigned int SEL0                                                         :  4;
        unsigned int SEL1                                                         :  4;
        unsigned int SEL2                                                         :  4;
        unsigned int SEL3                                                         :  4;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR_SEL0 {
    struct {
        unsigned int SEL0                                                         :  8;
        unsigned int                                                              :  7;
        unsigned int DIV0                                                         :  1;
        unsigned int SEL1                                                         :  8;
        unsigned int                                                              :  7;
        unsigned int DIV1                                                         :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_CTR_SEL1 {
    struct {
        unsigned int SEL2                                                         :  8;
        unsigned int                                                              :  7;
        unsigned int DIV2                                                         :  1;
        unsigned int SEL3                                                         :  8;
        unsigned int                                                              :  7;
        unsigned int DIV3                                                         :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_DATA0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_DATA1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_DATA2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LB_DATA3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_LDS_CLK_CTRL {
    struct {
        unsigned int FORCE_CU_ON_SH0                                              : 16;
        unsigned int FORCE_CU_ON_SH1                                              : 16;
    } gfx09;
    struct {
        unsigned int FORCE_WGP_ON_SA0                                             : 16;
        unsigned int FORCE_WGP_ON_SA1                                             : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_M0_GPR_IDX_WORD {
    struct {
        unsigned int INDEX                                                        :  8;
        unsigned int                                                              :  4;
        unsigned int VSRC0_REL                                                    :  1;
        unsigned int VSRC1_REL                                                    :  1;
        unsigned int VSRC2_REL                                                    :  1;
        unsigned int VDST_REL                                                     :  1;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_MIMG_0 {
    struct {
        unsigned int OPM                                                          :  1;
        unsigned int                                                              :  7;
        unsigned int DMASK                                                        :  4;
        unsigned int UNORM                                                        :  1;
        unsigned int GLC                                                          :  1;
        unsigned int DA                                                           :  1;
        unsigned int A16                                                          :  1;
        unsigned int TFE                                                          :  1;
        unsigned int LWE                                                          :  1;
        unsigned int OP                                                           :  7;
        unsigned int SLC                                                          :  1;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_MIMG_1 {
    struct {
        unsigned int VADDR                                                        :  8;
        unsigned int VDATA                                                        :  8;
        unsigned int SRSRC                                                        :  5;
        unsigned int SSAMP                                                        :  5;
        unsigned int                                                              :  5;
        unsigned int D16                                                          :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_MTBUF_0 {
    struct {
        unsigned int OFFSET                                                       : 12;
        unsigned int OFFEN                                                        :  1;
        unsigned int IDXEN                                                        :  1;
        unsigned int GLC                                                          :  1;
        unsigned int OP                                                           :  4;
        unsigned int DFMT                                                         :  4;
        unsigned int NFMT                                                         :  3;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_MTBUF_1 {
    struct {
        unsigned int VADDR                                                        :  8;
        unsigned int VDATA                                                        :  8;
        unsigned int SRSRC                                                        :  5;
        unsigned int                                                              :  1;
        unsigned int SLC                                                          :  1;
        unsigned int TFE                                                          :  1;
        unsigned int SOFFSET                                                      :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_MUBUF_0 {
    struct {
        unsigned int OFFSET                                                       : 12;
        unsigned int OFFEN                                                        :  1;
        unsigned int IDXEN                                                        :  1;
        unsigned int GLC                                                          :  1;
        unsigned int                                                              :  1;
        unsigned int LDS                                                          :  1;
        unsigned int SLC                                                          :  1;
        unsigned int OP                                                           :  7;
        unsigned int                                                              :  1;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_MUBUF_1 {
    struct {
        unsigned int VADDR                                                        :  8;
        unsigned int VDATA                                                        :  8;
        unsigned int SRSRC                                                        :  5;
        unsigned int                                                              :  2;
        unsigned int TFE                                                          :  1;
        unsigned int SOFFSET                                                      :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER4_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER4_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER4_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER5_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER5_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER5_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER6_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER6_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER6_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER7_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER7_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER7_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER8_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER8_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER8_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER9_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER9_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER9_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER10_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER10_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER10_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER11_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER11_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER11_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER12_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER12_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER12_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER13_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER13_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER13_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER14_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER14_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER14_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER15_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER15_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER15_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  9;
        unsigned int                                                              : 11;
        unsigned int SPM_MODE                                                     :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 12;
        unsigned int SQC_BANK_MASK                                                :  4;
        unsigned int                                                              : 16;
    } most;
    struct {
        unsigned int                                                              : 16;
        unsigned int SQC_CLIENT_MASK                                              :  4;
        unsigned int                                                              :  4;
        unsigned int SIMD_MASK                                                    :  4;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER_CTRL {
    struct {
        unsigned int PS_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int GS_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int HS_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int CS_EN                                                        :  1;
        unsigned int                                                              : 25;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  3;
        unsigned int ES_EN                                                        :  1;
        unsigned int                                                              :  1;
        unsigned int LS_EN                                                        :  1;
        unsigned int                                                              : 26;
    } most;
    struct {
        unsigned int                                                              :  8;
        unsigned int CNTR_RATE                                                    :  5;
        unsigned int                                                              : 19;
    } gfx09;
    struct {
        unsigned int                                                              :  1;
        unsigned int VS_EN                                                        :  1;
        unsigned int                                                              : 11;
        unsigned int DISABLE_FLUSH                                                :  1;
        unsigned int                                                              : 18;
    } gfx09_10;
    struct {
        unsigned int                                                              :  8;
        unsigned int CNTR_RATE                                                    :  2;
        unsigned int                                                              : 22;
    } gfx10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 14;
        unsigned int DISABLE_ME0PIPE0_PERF                                        :  1;
        unsigned int DISABLE_ME0PIPE1_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE0_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE1_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE2_PERF                                        :  1;
        unsigned int DISABLE_ME1PIPE3_PERF                                        :  1;
        unsigned int                                                              : 12;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER_CTRL2 {
    struct {
        unsigned int FORCE_EN                                                     :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  1;
        unsigned int VMID_EN                                                      : 16;
        unsigned int                                                              : 15;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_PERFCOUNTER_MASK {
    struct {
        unsigned int SH0_MASK                                                     : 16;
        unsigned int SH1_MASK                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQ_PERF_SNAPSHOT_CTRL {
    struct {
        unsigned int TIMER_ON_OFF                                                 :  1;
        unsigned int VMID_MASK                                                    : 16;
        unsigned int COUNT_SEL                                                    :  1;
        unsigned int COUNT_INTERVAL                                               :  4;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQ_PERF_SNAPSHOT_DATA {
    struct {
        unsigned int VALID                                                        :  1;
        unsigned int WAVE_ISSUE                                                   :  1;
        unsigned int INST_TYPE                                                    :  4;
        unsigned int NO_ISSUE_REASON                                              :  3;
        unsigned int ARB_STATE                                                    : 14;
        unsigned int SAMPLING_ERR                                                 :  1;
        unsigned int WAVE_ID                                                      :  5;
        unsigned int                                                              :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQ_PERF_SNAPSHOT_PC_HI {
    struct {
        unsigned int PC_HI                                                        : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union SQ_PERF_SNAPSHOT_PC_LO {
    struct {
        unsigned int PC_LO                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SQ_POWER_THROTTLE {
    struct {
        unsigned int MIN_POWER                                                    : 14;
        unsigned int                                                              :  2;
        unsigned int MAX_POWER                                                    : 14;
        unsigned int PHASE_OFFSET                                                 :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_POWER_THROTTLE2 {
    struct {
        unsigned int MAX_POWER_DELTA                                              : 14;
        unsigned int                                                              :  2;
        unsigned int SHORT_TERM_INTERVAL_SIZE                                     : 10;
        unsigned int                                                              :  1;
        unsigned int LONG_TERM_INTERVAL_RATIO                                     :  4;
        unsigned int USE_REF_CLOCK                                                :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_RANDOM_WAVE_PRI {
    struct {
        unsigned int RET                                                          :  7;
        unsigned int RUI                                                          :  3;
        unsigned int                                                              : 22;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 10;
        unsigned int RNG                                                          : 13;
        unsigned int                                                              :  9;
    } gfx09;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 31;
        unsigned int FORCE_IB_ARB_PRIO_MSK_VALID                                  :  1;
    } gfx103Plus;
#endif
    struct {
        unsigned int                                                              : 10;
        unsigned int RNG                                                          : 14;
        unsigned int                                                              :  8;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_REG_CREDITS {
    struct {
        unsigned int SRBM_CREDITS                                                 :  6;
        unsigned int                                                              :  2;
        unsigned int CMD_CREDITS                                                  :  4;
        unsigned int                                                              : 16;
        unsigned int REG_BUSY                                                     :  1;
        unsigned int SRBM_OVERFLOW                                                :  1;
        unsigned int IMMED_OVERFLOW                                               :  1;
        unsigned int CMD_OVERFLOW                                                 :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_REG_TIMESTAMP {
    struct {
        unsigned int TIMESTAMP                                                    :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_RUNTIME_CONFIG {
    struct {
        unsigned int ENABLE_TEX_ARB_OLDEST                                        :  1;
        unsigned int                                                              : 31;
    } gfx09;
    struct {
        unsigned int UNUSED_REGISTER                                              :  1;
        unsigned int                                                              : 31;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SCRATCH_0 {
    struct {
        unsigned int OFFSET                                                       : 13;
        unsigned int LDS                                                          :  1;
        unsigned int SEG                                                          :  2;
        unsigned int GLC                                                          :  1;
        unsigned int SLC                                                          :  1;
        unsigned int OP                                                           :  7;
        unsigned int                                                              :  1;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SCRATCH_1 {
    struct {
        unsigned int ADDR                                                         :  8;
        unsigned int DATA                                                         :  8;
        unsigned int SADDR                                                        :  7;
        unsigned int NV                                                           :  1;
        unsigned int VDST                                                         :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SHADER_TBA_HI {
    struct {
        unsigned int ADDR_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int TRAP_EN                                                      :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SHADER_TBA_LO {
    struct {
        unsigned int ADDR_LO                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SHADER_TMA_HI {
    struct {
        unsigned int ADDR_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SHADER_TMA_LO {
    struct {
        unsigned int ADDR_LO                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SMEM_0 {
    struct {
        unsigned int SBASE                                                        :  6;
        unsigned int SDATA                                                        :  7;
        unsigned int                                                              :  1;
        unsigned int SOFFSET_EN                                                   :  1;
        unsigned int NV                                                           :  1;
        unsigned int GLC                                                          :  1;
        unsigned int IMM                                                          :  1;
        unsigned int OP                                                           :  8;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SMEM_1 {
    struct {
        unsigned int OFFSET                                                       : 21;
        unsigned int                                                              :  4;
        unsigned int SOFFSET                                                      :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SOP1 {
    struct {
        unsigned int SSRC0                                                        :  8;
        unsigned int OP                                                           :  8;
        unsigned int SDST                                                         :  7;
        unsigned int ENCODING                                                     :  9;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SOP2 {
    struct {
        unsigned int SSRC0                                                        :  8;
        unsigned int SSRC1                                                        :  8;
        unsigned int SDST                                                         :  7;
        unsigned int OP                                                           :  7;
        unsigned int ENCODING                                                     :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SOPC {
    struct {
        unsigned int SSRC0                                                        :  8;
        unsigned int SSRC1                                                        :  8;
        unsigned int OP                                                           :  7;
        unsigned int ENCODING                                                     :  9;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SOPK {
    struct {
        unsigned int SIMM16                                                       : 16;
        unsigned int SDST                                                         :  7;
        unsigned int OP                                                           :  5;
        unsigned int ENCODING                                                     :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_SOPP {
    struct {
        unsigned int SIMM16                                                       : 16;
        unsigned int OP                                                           :  7;
        unsigned int ENCODING                                                     :  9;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_TEX_CLK_CTRL {
    struct {
        unsigned int FORCE_CU_ON_SH0                                              : 16;
        unsigned int FORCE_CU_ON_SH1                                              : 16;
    } gfx09;
    struct {
        unsigned int FORCE_WGP_ON_SA0                                             : 16;
        unsigned int FORCE_WGP_ON_SA1                                             : 16;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_BASE {
    struct {
        unsigned int ADDR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_BASE2 {
    struct {
        unsigned int ADDR_HI                                                      :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_BUF0_BASE {
    struct {
        unsigned int BASE_LO                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_BUF0_SIZE {
    struct {
        unsigned int BASE_HI                                                      :  4;
        unsigned int                                                              :  4;
        unsigned int SIZE                                                         : 22;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_BUF1_BASE {
    struct {
        unsigned int BASE_LO                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_BUF1_SIZE {
    struct {
        unsigned int BASE_HI                                                      :  4;
        unsigned int                                                              :  4;
        unsigned int SIZE                                                         : 22;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_CNTR {
    struct {
        unsigned int CNTR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_CTRL {
    struct {
        unsigned int                                                              : 31;
        unsigned int RESET_BUFFER                                                 :  1;
    } gfx09;
    struct {
        unsigned int                                                              :  3;
        unsigned int CH_PERF_EN                                                   :  1;
        unsigned int                                                              :  5;
        unsigned int REG_STALL_EN                                                 :  1;
        unsigned int SPI_STALL_EN                                                 :  1;
        unsigned int SQ_STALL_EN                                                  :  1;
        unsigned int REG_DROP_ON_STALL                                            :  1;
        unsigned int                                                              : 17;
        unsigned int CAPTURE_ALL                                                  :  1;
        unsigned int                                                              :  1;
    } gfx10;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 28;
        unsigned int AUTO_FLUSH_PADDING_DIS                                       :  1;
        unsigned int                                                              :  3;
    } gfx103Plus;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 20;
        unsigned int LOWATER_OFFSET                                               :  3;
        unsigned int                                                              :  6;
        unsigned int AUTO_FLUSH_MODE                                              :  1;
        unsigned int                                                              :  2;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int MODE                                                         :  2;
        unsigned int ALL_VMID                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int INTERRUPT_EN                                                 :  1;
        unsigned int DOUBLE_BUFFER                                                :  1;
        unsigned int HIWATER                                                      :  3;
        unsigned int                                                              :  4;
        unsigned int UTIL_TIMER                                                   :  1;
        unsigned int WAVESTART_MODE                                               :  2;
        unsigned int RT_FREQ                                                      :  2;
        unsigned int SYNC_COUNT_MARKERS                                           :  1;
        unsigned int SYNC_COUNT_DRAWS                                             :  1;
        unsigned int                                                              : 11;
        unsigned int DRAW_EVENT_EN                                                :  1;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  3;
        unsigned int GL1_PERF_EN                                                  :  1;
        unsigned int                                                              :  5;
        unsigned int REG_AT_HWM                                                   :  2;
        unsigned int SPI_STALL_EN                                                 :  1;
        unsigned int SQ_STALL_EN                                                  :  1;
        unsigned int                                                              : 19;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_DROPPED_CNTR {
    struct {
        unsigned int CNTR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_GFX_DRAW_CNTR {
    struct {
        unsigned int CNTR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_GFX_MARKER_CNTR {
    struct {
        unsigned int CNTR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_HIWATER {
    struct {
        unsigned int HIWATER                                                      :  3;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_HP3D_DRAW_CNTR {
    struct {
        unsigned int CNTR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_HP3D_MARKER_CNTR {
    struct {
        unsigned int CNTR                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_MASK {
    struct {
        unsigned int CU_SEL                                                       :  5;
        unsigned int SH_SEL                                                       :  1;
        unsigned int                                                              :  1;
        unsigned int REG_STALL_EN                                                 :  1;
        unsigned int SIMD_EN                                                      :  4;
        unsigned int VM_ID_MASK                                                   :  2;
        unsigned int SPI_STALL_EN                                                 :  1;
        unsigned int SQ_STALL_EN                                                  :  1;
        unsigned int                                                              : 16;
    } gfx09;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 17;
        unsigned int EXCLUDE_NONDETAIL_SHADERDATA                                 :  1;
        unsigned int                                                              : 14;
    } gfx104Plus;
#endif
    struct {
        unsigned int SIMD_SEL                                                     :  2;
        unsigned int                                                              :  2;
        unsigned int WGP_SEL                                                      :  4;
        unsigned int                                                              :  1;
        unsigned int SA_SEL                                                       :  1;
        unsigned int WTYPE_INCLUDE                                                :  7;
        unsigned int                                                              : 15;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_MODE {
    struct {
        unsigned int MASK_PS                                                      :  3;
        unsigned int MASK_VS                                                      :  3;
        unsigned int MASK_GS                                                      :  3;
        unsigned int MASK_ES                                                      :  3;
        unsigned int MASK_HS                                                      :  3;
        unsigned int MASK_LS                                                      :  3;
        unsigned int MASK_CS                                                      :  3;
        unsigned int MODE                                                         :  2;
        unsigned int CAPTURE_MODE                                                 :  2;
        unsigned int AUTOFLUSH_EN                                                 :  1;
        unsigned int TC_PERF_EN                                                   :  1;
        unsigned int ISSUE_MASK                                                   :  2;
        unsigned int TEST_MODE                                                    :  1;
        unsigned int INTERRUPT_EN                                                 :  1;
        unsigned int WRAP                                                         :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_PERF_MASK {
    struct {
        unsigned int SH0_MASK                                                     : 16;
        unsigned int SH1_MASK                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_SIZE {
    struct {
        unsigned int SIZE                                                         : 22;
        unsigned int                                                              : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_STATUS {
    struct {
        unsigned int FINISH_PENDING                                               : 10;
        unsigned int                                                              :  6;
        unsigned int FINISH_DONE                                                  : 10;
        unsigned int                                                              :  2;
        unsigned int UTC_ERROR                                                    :  1;
        unsigned int NEW_BUF                                                      :  1;
        unsigned int BUSY                                                         :  1;
        unsigned int FULL                                                         :  1;
    } gfx09;
    struct {
        unsigned int                                                              : 24;
        unsigned int UTC_ERR                                                      :  1;
        unsigned int                                                              :  7;
    } gfx10;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 28;
        unsigned int OWNER_VMID                                                   :  4;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 26;
        unsigned int EVENT_CNTR_OVERFLOW                                          :  1;
        unsigned int EVENT_CNTR_STALL                                             :  1;
        unsigned int                                                              :  4;
    } gfx10Core;
    struct {
        unsigned int FINISH_PENDING                                               : 12;
        unsigned int FINISH_DONE                                                  : 12;
        unsigned int                                                              :  1;
        unsigned int BUSY                                                         :  1;
        unsigned int                                                              :  6;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 24;
        unsigned int WRITE_ERROR                                                  :  1;
        unsigned int                                                              :  7;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SQ_THREAD_TRACE_STATUS2 {
    struct {
        unsigned int BUF0_FULL                                                    :  1;
        unsigned int BUF1_FULL                                                    :  1;
        unsigned int                                                              :  2;
        unsigned int PACKET_LOST_BUF_NO_LOCKDOWN                                  :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  8;
        unsigned int BUF_ISSUE_STATUS                                             :  5;
        unsigned int BUF_ISSUE                                                    :  1;
        unsigned int WRITE_BUF_FULL                                               :  1;
        unsigned int                                                              : 17;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union SQ_THREAD_TRACE_TOKEN_MASK {
    struct {
        unsigned int TOKEN_MASK                                                   : 16;
        unsigned int REG_MASK                                                     :  8;
        unsigned int REG_DROP_ON_STALL                                            :  1;
        unsigned int                                                              :  7;
    } gfx09;
    struct {
        unsigned int TOKEN_EXCLUDE                                                : 12;
        unsigned int                                                              : 20;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int TOKEN_EXCLUDE                                                : 11;
        unsigned int                                                              :  1;
        unsigned int BOP_EVENTS_TOKEN_INCLUDE                                     :  1;
        unsigned int                                                              : 13;
        unsigned int REG_EXCLUDE                                                  :  3;
        unsigned int                                                              :  3;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              : 16;
        unsigned int REG_INCLUDE                                                  :  8;
        unsigned int INST_EXCLUDE                                                 :  2;
        unsigned int                                                              :  5;
        unsigned int REG_DETAIL_ALL                                               :  1;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 11;
        unsigned int TTRACE_EXEC                                                  :  1;
        unsigned int                                                              : 20;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_TOKEN_MASK2 {
    struct {
        unsigned int INST_MASK                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_0 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_1 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_3 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_4 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_5 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_6 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_7 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_CMN {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int                                                              : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_EVENT {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int SH_ID                                                        :  1;
        unsigned int STAGE                                                        :  3;
        unsigned int                                                              :  1;
        unsigned int EVENT_TYPE                                                   :  6;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int INST_TYPE                                                    :  5;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int                                                              :  4;
        unsigned int TRAP_ERROR                                                   :  1;
        unsigned int PC_LO                                                        : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 {
    struct {
        unsigned int PC_HI                                                        : 24;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2 {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int SH_ID                                                        :  1;
        unsigned int CU_ID                                                        :  4;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int DATA_LO                                                      : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2 {
    struct {
        unsigned int DATA_HI                                                      : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_ISSUE {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int                                                              :  1;
        unsigned int INST0                                                        :  2;
        unsigned int INST1                                                        :  2;
        unsigned int INST2                                                        :  2;
        unsigned int INST3                                                        :  2;
        unsigned int INST4                                                        :  2;
        unsigned int INST5                                                        :  2;
        unsigned int INST6                                                        :  2;
        unsigned int INST7                                                        :  2;
        unsigned int INST8                                                        :  2;
        unsigned int INST9                                                        :  2;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_MISC {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  8;
        unsigned int SH_ID                                                        :  1;
        unsigned int MISC_TOKEN_TYPE                                              :  3;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_PERF_1_OF_2 {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int SH_ID                                                        :  1;
        unsigned int CU_ID                                                        :  4;
        unsigned int CNTR_BANK                                                    :  2;
        unsigned int CNTR0                                                        : 13;
        unsigned int CNTR1_LO                                                     :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_PERF_2_OF_2 {
    struct {
        unsigned int CNTR1_HI                                                     :  6;
        unsigned int CNTR2                                                        : 13;
        unsigned int CNTR3                                                        : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_1_OF_2 {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int PIPE_ID                                                      :  2;
        unsigned int ME_ID                                                        :  2;
        unsigned int REG_DROPPED_PREV                                             :  1;
        unsigned int REG_TYPE                                                     :  3;
        unsigned int                                                              :  1;
        unsigned int REG_PRIV                                                     :  1;
        unsigned int REG_OP                                                       :  1;
        unsigned int REG_ADDR                                                     : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_2_OF_2 {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2 {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int PIPE_ID                                                      :  2;
        unsigned int ME_ID                                                        :  2;
        unsigned int REG_ADDR                                                     :  7;
        unsigned int DATA_LO                                                      : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2 {
    struct {
        unsigned int DATA_HI                                                      : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int                                                              : 12;
        unsigned int TIME_LO                                                      : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 {
    struct {
        unsigned int TIME_HI                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_WAVE {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int SH_ID                                                        :  1;
        unsigned int CU_ID                                                        :  4;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WORD_WAVE_START {
    struct {
        unsigned int TOKEN_TYPE                                                   :  4;
        unsigned int TIME_DELTA                                                   :  1;
        unsigned int SH_ID                                                        :  1;
        unsigned int CU_ID                                                        :  4;
        unsigned int WAVE_ID                                                      :  4;
        unsigned int SIMD_ID                                                      :  2;
        unsigned int DISPATCHER                                                   :  5;
        unsigned int VS_NO_ALLOC_OR_GROUPED                                       :  1;
        unsigned int COUNT                                                        :  7;
        unsigned int TG_ID                                                        :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_THREAD_TRACE_WPTR {
    struct {
        unsigned int WPTR                                                         : 30;
        unsigned int READ_OFFSET                                                  :  2;
    } gfx09;
    struct {
        unsigned int OFFSET                                                       : 29;
        unsigned int                                                              :  2;
        unsigned int BUFFER_ID                                                    :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_TIME_HI {
    struct {
        unsigned int TIME                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_TIME_LO {
    struct {
        unsigned int TIME                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_UTCL1_CNTL1 {
    struct {
        unsigned int FORCE_4K_L2_RESP                                             :  1;
        unsigned int GPUVM_64K_DEF                                                :  1;
        unsigned int GPUVM_PERM_MODE                                              :  1;
        unsigned int RESP_MODE                                                    :  2;
        unsigned int RESP_FAULT_MODE                                              :  2;
        unsigned int CLIENTID                                                     :  9;
        unsigned int USERVM_DIS                                                   :  1;
        unsigned int ENABLE_PUSH_LFIFO                                            :  1;
        unsigned int ENABLE_LFIFO_PRI_ARB                                         :  1;
        unsigned int REG_INVALIDATE_VMID                                          :  4;
        unsigned int REG_INVALIDATE_ALL_VMID                                      :  1;
        unsigned int REG_INVALIDATE_TOGGLE                                        :  1;
        unsigned int REG_INVALIDATE_ALL                                           :  1;
        unsigned int FORCE_MISS                                                   :  1;
        unsigned int FORCE_IN_ORDER                                               :  1;
        unsigned int REDUCE_FIFO_DEPTH_BY_2                                       :  2;
        unsigned int REDUCE_CACHE_SIZE_BY_2                                       :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_UTCL1_CNTL2 {
    struct {
        unsigned int SPARE                                                        :  8;
        unsigned int LFIFO_SCAN_DISABLE                                           :  1;
        unsigned int MTYPE_OVRD_DIS                                               :  1;
        unsigned int LINE_VALID                                                   :  1;
        unsigned int DIS_EDC                                                      :  1;
        unsigned int GPUVM_INV_MODE                                               :  1;
        unsigned int SHOOTDOWN_OPT                                                :  1;
        unsigned int FORCE_SNOOP                                                  :  1;
        unsigned int FORCE_GPUVM_INV_ACK                                          :  1;
        unsigned int RETRY_TIMER                                                  :  7;
        unsigned int                                                              :  3;
        unsigned int FORCE_FRAG_2M_TO_64K                                         :  1;
        unsigned int                                                              :  1;
        unsigned int PREFETCH_PAGE                                                :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_UTCL1_STATUS {
    struct {
        unsigned int FAULT_DETECTED                                               :  1;
        unsigned int RETRY_DETECTED                                               :  1;
        unsigned int PRT_DETECTED                                                 :  1;
        unsigned int RESERVED                                                     : 13;
        unsigned int UNUSED                                                       : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VINTRP {
    struct {
        unsigned int VSRC                                                         :  8;
        unsigned int ATTRCHAN                                                     :  2;
        unsigned int ATTR                                                         :  6;
        unsigned int OP                                                           :  2;
        unsigned int VDST                                                         :  8;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP1 {
    struct {
        unsigned int SRC0                                                         :  9;
        unsigned int OP                                                           :  8;
        unsigned int VDST                                                         :  8;
        unsigned int ENCODING                                                     :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP2 {
    struct {
        unsigned int SRC0                                                         :  9;
        unsigned int VSRC1                                                        :  8;
        unsigned int VDST                                                         :  8;
        unsigned int OP                                                           :  6;
        unsigned int ENCODING                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP3P_0 {
    struct {
        unsigned int VDST                                                         :  8;
        unsigned int NEG_HI                                                       :  3;
        unsigned int OP_SEL                                                       :  3;
        unsigned int OP_SEL_HI_2                                                  :  1;
        unsigned int CLAMP                                                        :  1;
        unsigned int OP                                                           :  7;
        unsigned int ENCODING                                                     :  9;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP3P_1 {
    struct {
        unsigned int SRC0                                                         :  9;
        unsigned int SRC1                                                         :  9;
        unsigned int SRC2                                                         :  9;
        unsigned int OP_SEL_HI                                                    :  2;
        unsigned int NEG                                                          :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP3_0 {
    struct {
        unsigned int VDST                                                         :  8;
        unsigned int ABS                                                          :  3;
        unsigned int OP_SEL                                                       :  4;
        unsigned int CLAMP                                                        :  1;
        unsigned int OP                                                           : 10;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP3_0_SDST_ENC {
    struct {
        unsigned int VDST                                                         :  8;
        unsigned int SDST                                                         :  7;
        unsigned int CLAMP                                                        :  1;
        unsigned int OP                                                           : 10;
        unsigned int ENCODING                                                     :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP3_1 {
    struct {
        unsigned int SRC0                                                         :  9;
        unsigned int SRC1                                                         :  9;
        unsigned int SRC2                                                         :  9;
        unsigned int OMOD                                                         :  2;
        unsigned int NEG                                                          :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOPC {
    struct {
        unsigned int SRC0                                                         :  9;
        unsigned int VSRC1                                                        :  8;
        unsigned int OP                                                           :  8;
        unsigned int ENCODING                                                     :  7;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP_DPP {
    struct {
        unsigned int SRC0                                                         :  8;
        unsigned int DPP_CTRL                                                     :  9;
        unsigned int                                                              :  2;
        unsigned int BOUND_CTRL                                                   :  1;
        unsigned int SRC0_NEG                                                     :  1;
        unsigned int SRC0_ABS                                                     :  1;
        unsigned int SRC1_NEG                                                     :  1;
        unsigned int SRC1_ABS                                                     :  1;
        unsigned int BANK_MASK                                                    :  4;
        unsigned int ROW_MASK                                                     :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP_SDWA {
    struct {
        unsigned int SRC0                                                         :  8;
        unsigned int DST_SEL                                                      :  3;
        unsigned int DST_UNUSED                                                   :  2;
        unsigned int CLAMP                                                        :  1;
        unsigned int OMOD                                                         :  2;
        unsigned int SRC0_SEL                                                     :  3;
        unsigned int SRC0_SEXT                                                    :  1;
        unsigned int SRC0_NEG                                                     :  1;
        unsigned int SRC0_ABS                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int S0                                                           :  1;
        unsigned int SRC1_SEL                                                     :  3;
        unsigned int SRC1_SEXT                                                    :  1;
        unsigned int SRC1_NEG                                                     :  1;
        unsigned int SRC1_ABS                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int S1                                                           :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_VOP_SDWA_SDST_ENC {
    struct {
        unsigned int SRC0                                                         :  8;
        unsigned int SDST                                                         :  7;
        unsigned int SD                                                           :  1;
        unsigned int SRC0_SEL                                                     :  3;
        unsigned int SRC0_SEXT                                                    :  1;
        unsigned int SRC0_NEG                                                     :  1;
        unsigned int SRC0_ABS                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int S0                                                           :  1;
        unsigned int SRC1_SEL                                                     :  3;
        unsigned int SRC1_SEXT                                                    :  1;
        unsigned int SRC1_NEG                                                     :  1;
        unsigned int SRC1_ABS                                                     :  1;
        unsigned int                                                              :  1;
        unsigned int S1                                                           :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH0_ADDR_H {
    struct {
        unsigned int ADDR                                                         : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH0_ADDR_L {
    struct {
        unsigned int                                                              :  6;
        unsigned int ADDR                                                         : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH0_CNTL {
    struct {
        unsigned int MASK                                                         : 24;
        unsigned int VMID                                                         :  4;
        unsigned int                                                              :  3;
        unsigned int VALID                                                        :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int MODE                                                         :  2;
        unsigned int                                                              :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH1_ADDR_H {
    struct {
        unsigned int ADDR                                                         : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH1_ADDR_L {
    struct {
        unsigned int                                                              :  6;
        unsigned int ADDR                                                         : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH1_CNTL {
    struct {
        unsigned int MASK                                                         : 24;
        unsigned int VMID                                                         :  4;
        unsigned int                                                              :  3;
        unsigned int VALID                                                        :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int MODE                                                         :  2;
        unsigned int                                                              :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH2_ADDR_H {
    struct {
        unsigned int ADDR                                                         : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH2_ADDR_L {
    struct {
        unsigned int                                                              :  6;
        unsigned int ADDR                                                         : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH2_CNTL {
    struct {
        unsigned int MASK                                                         : 24;
        unsigned int VMID                                                         :  4;
        unsigned int                                                              :  3;
        unsigned int VALID                                                        :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int MODE                                                         :  2;
        unsigned int                                                              :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH3_ADDR_H {
    struct {
        unsigned int ADDR                                                         : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH3_ADDR_L {
    struct {
        unsigned int                                                              :  6;
        unsigned int ADDR                                                         : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WATCH3_CNTL {
    struct {
        unsigned int MASK                                                         : 24;
        unsigned int VMID                                                         :  4;
        unsigned int                                                              :  3;
        unsigned int VALID                                                        :  1;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int MODE                                                         :  2;
        unsigned int                                                              :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WREXEC_EXEC_HI {
    struct {
        unsigned int ADDR_HI                                                      : 16;
        unsigned int                                                              : 10;
        unsigned int FIRST_WAVE                                                   :  1;
        unsigned int                                                              :  1;
        unsigned int MTYPE                                                        :  3;
        unsigned int MSB                                                          :  1;
    } most;
    struct {
        unsigned int                                                              : 27;
        unsigned int ATC                                                          :  1;
        unsigned int                                                              :  4;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SQ_WREXEC_EXEC_LO {
    struct {
        unsigned int ADDR_LO                                                      : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_BLEND_OPT_CONTROL {
    struct {
        unsigned int MRT0_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT0_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT1_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT1_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT2_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT2_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT3_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT3_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT4_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT4_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT5_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT5_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT6_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT6_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  2;
        unsigned int MRT7_COLOR_OPT_DISABLE                                       :  1;
        unsigned int MRT7_ALPHA_OPT_DISABLE                                       :  1;
        unsigned int                                                              :  1;
        unsigned int PIXEN_ZERO_OPT_DISABLE                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_BLEND_OPT_EPSILON {
    struct {
        unsigned int MRT0_EPSILON                                                 :  4;
        unsigned int MRT1_EPSILON                                                 :  4;
        unsigned int MRT2_EPSILON                                                 :  4;
        unsigned int MRT3_EPSILON                                                 :  4;
        unsigned int MRT4_EPSILON                                                 :  4;
        unsigned int MRT5_EPSILON                                                 :  4;
        unsigned int MRT6_EPSILON                                                 :  4;
        unsigned int MRT7_EPSILON                                                 :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT0_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT1_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT2_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT3_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT4_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT5_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT6_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_MRT7_BLEND_OPT {
    struct {
        unsigned int COLOR_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int COLOR_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
        unsigned int ALPHA_SRC_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_DST_OPT                                                :  3;
        unsigned int                                                              :  1;
        unsigned int ALPHA_COMB_FCN                                               :  3;
        unsigned int                                                              :  5;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09_1x;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT2                                          : 10;
        unsigned int PERFCOUNTER_SELECT3                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09_1x;
    struct {
        unsigned int PERFCOUNTER_SELECT2                                          : 10;
        unsigned int PERFCOUNTER_SELECT3                                          : 10;
        unsigned int                                                              : 12;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09_1x;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT2                                          : 10;
        unsigned int PERFCOUNTER_SELECT3                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx09_1x;
    struct {
        unsigned int PERFCOUNTER_SELECT2                                          : 10;
        unsigned int PERFCOUNTER_SELECT3                                          : 10;
        unsigned int                                                              : 12;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER2_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx09_1x;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PERFCOUNTER3_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  8;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 28;
        unsigned int PERF_MODE                                                    :  4;
    } most;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx09_1x;
    struct {
        unsigned int PERFCOUNTER_SELECT                                           : 10;
        unsigned int PERFCOUNTER_SELECT1                                          : 10;
        unsigned int                                                              : 12;
    } gfx101;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union SX_PS_DOWNCONVERT {
    struct {
        unsigned int MRT0                                                         :  4;
        unsigned int MRT1                                                         :  4;
        unsigned int MRT2                                                         :  4;
        unsigned int MRT3                                                         :  4;
        unsigned int MRT4                                                         :  4;
        unsigned int MRT5                                                         :  4;
        unsigned int MRT6                                                         :  4;
        unsigned int MRT7                                                         :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
union SX_PS_DOWNCONVERT_CONTROL {
    struct {
        unsigned int MRT0_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT1_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT2_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT3_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT4_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT5_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT6_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int MRT7_FMT_MAPPING_DISABLE                                     :  1;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union TA_BC_BASE_ADDR {
    struct {
        unsigned int ADDRESS                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_BC_BASE_ADDR_HI {
    struct {
        unsigned int ADDRESS                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_CGTT_CTRL {
    struct {
        unsigned int ON_DELAY                                                     :  4;
        unsigned int OFF_HYSTERESIS                                               :  8;
        unsigned int                                                              :  4;
        unsigned int SOFT_STALL_OVERRIDE7                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE6                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE5                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE4                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE3                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE2                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE1                                         :  1;
        unsigned int SOFT_STALL_OVERRIDE0                                         :  1;
        unsigned int SOFT_OVERRIDE7                                               :  1;
        unsigned int SOFT_OVERRIDE6                                               :  1;
        unsigned int SOFT_OVERRIDE5                                               :  1;
        unsigned int SOFT_OVERRIDE4                                               :  1;
        unsigned int SOFT_OVERRIDE3                                               :  1;
        unsigned int SOFT_OVERRIDE2                                               :  1;
        unsigned int SOFT_OVERRIDE1                                               :  1;
        unsigned int SOFT_OVERRIDE0                                               :  1;
    } core;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_CNTL {
    struct {
        unsigned int                                                              : 16;
        unsigned int ALIGNER_CREDIT                                               :  5;
        unsigned int                                                              : 11;
    } bits, bitfields;
    struct {
        unsigned int FX_XNACK_CREDIT                                              :  7;
        unsigned int                                                              : 25;
    } most;
    struct {
        unsigned int                                                              : 22;
        unsigned int TD_FIFO_CREDIT                                               : 10;
    } core;
    struct {
        unsigned int                                                              :  9;
        unsigned int SQ_XNACK_CREDIT                                              :  4;
        unsigned int TC_DATA_CREDIT                                               :  3;
        unsigned int                                                              : 16;
    } gfx09;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int TA_SQ_XNACK_FGCG_DISABLE                                     :  1;
        unsigned int                                                              : 31;
    } gfx104Plus;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int TA_SQ_XNACK_FGCG_DISABLE                                     :  1;
        unsigned int                                                              : 31;
    } nv23;
#endif
#if CHIP_HDR_NAVI24
    struct {
        unsigned int TA_SQ_XNACK_FGCG_DISABLE                                     :  1;
        unsigned int                                                              : 31;
    } nv24;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int TA_SQ_XNACK_FGCG_DISABLE                                     :  1;
        unsigned int                                                              : 31;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int TA_SQ_XNACK_FGCG_DISABLE                                     :  1;
        unsigned int                                                              : 31;
    } rembrandt;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union TA_CNTL2 {
    struct {
        unsigned int                                                              : 16;
        unsigned int POINT_SAMPLE_ACCEL_DIS                                       :  1;
        unsigned int                                                              :  2;
        unsigned int ELIMINATE_UNLIT_QUAD_DIS                                     :  1;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 17;
        unsigned int ELEMSIZE_HASH_DIS                                            :  1;
        unsigned int TRUNCATE_COORD_MODE                                          :  1;
        unsigned int                                                              : 13;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union TA_CNTL_AUX {
    struct {
        unsigned int SCOAL_DSWIZZLE_N                                             :  1;
        unsigned int                                                              :  4;
        unsigned int TFAULT_EN_OVERRIDE                                           :  1;
        unsigned int                                                              :  1;
        unsigned int DISABLE_GATHER4_BC_SWIZZLE                                   :  1;
        unsigned int                                                              :  2;
        unsigned int ANISO_HALF_THRESH                                            :  2;
        unsigned int ANISO_ERROR_FP_VBIAS                                         :  1;
        unsigned int ANISO_STEP_ORDER                                             :  1;
        unsigned int ANISO_STEP                                                   :  1;
        unsigned int MINMAG_UNNORM                                                :  1;
        unsigned int ANISO_WEIGHT_MODE                                            :  1;
        unsigned int ANISO_RATIO_LUT                                              :  1;
        unsigned int ANISO_TAP                                                    :  1;
        unsigned int                                                              :  1;
        unsigned int DETERMINISM_RESERVED_DISABLE                                 :  1;
        unsigned int DETERMINISM_OPCODE_STRICT_DISABLE                            :  1;
        unsigned int DETERMINISM_MISC_DISABLE                                     :  1;
        unsigned int DETERMINISM_SAMPLE_C_DFMT_DISABLE                            :  1;
        unsigned int DETERMINISM_SAMPLER_MSAA_DISABLE                             :  1;
        unsigned int DETERMINISM_WRITEOP_READFMT_DISABLE                          :  1;
        unsigned int DETERMINISM_DFMT_NFMT_DISABLE                                :  1;
        unsigned int                                                              :  1;
        unsigned int CUBEMAP_SLICE_CLAMP                                          :  1;
        unsigned int TRUNC_SMALL_NEG                                              :  1;
        unsigned int ARRAY_ROUND_MODE                                             :  2;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 27;
        unsigned int DISABLE_DWORD_X2_COALESCE                                    :  1;
        unsigned int                                                              :  4;
    } most;
    struct {
        unsigned int                                                              :  6;
        unsigned int GATHERH_DST_SEL                                              :  1;
        unsigned int                                                              : 25;
    } core;
    struct {
        unsigned int                                                              :  1;
        unsigned int RESERVED                                                     :  3;
        unsigned int                                                              :  5;
        unsigned int NONIMG_ANISO_BYPASS                                          :  1;
        unsigned int                                                              :  9;
        unsigned int ANISO_MIP_ADJ_MODE                                           :  1;
        unsigned int                                                              : 12;
    } gfx09;
    struct {
        unsigned int                                                              :  1;
        unsigned int RESERVED                                                     :  3;
        unsigned int                                                              : 28;
    } gfx101;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  2;
        unsigned int CORNER_SAMPLES_MIN_DIM                                       :  1;
        unsigned int OVERRIDE_QUAD_MODE_DIS                                       :  1;
        unsigned int                                                              : 28;
    } gfx103Plus;
#endif
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  1;
        unsigned int DEPTH_AS_PITCH_DIS                                           :  1;
        unsigned int                                                              : 30;
    } gfx103PlusExclusive;
#endif
    struct {
        unsigned int                                                              :  4;
        unsigned int DERIV_ADJUST_DIS                                             :  1;
        unsigned int                                                              : 27;
    } gfx10CorePlus;
    struct {
        unsigned int                                                              :  8;
        unsigned int ANISO_MAG_STEP_CLAMP                                         :  1;
        unsigned int AUTO_ALIGN_FORMAT                                            :  1;
        unsigned int                                                              : 22;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_CS_BC_BASE_ADDR {
    struct {
        unsigned int ADDRESS                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_CS_BC_BASE_ADDR_HI {
    struct {
        unsigned int ADDRESS                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_DSM_CNTL {
    struct {
        unsigned int TA_FS_DFIFO_DSM_IRRITATOR_DATA                               :  2;
        unsigned int TA_FS_DFIFO_ENABLE_SINGLE_WRITE                              :  1;
        unsigned int TA_FS_AFIFO_DSM_IRRITATOR_DATA                               :  2;
        unsigned int TA_FS_AFIFO_ENABLE_SINGLE_WRITE                              :  1;
        unsigned int TA_FL_LFIFO_DSM_IRRITATOR_DATA                               :  2;
        unsigned int TA_FL_LFIFO_ENABLE_SINGLE_WRITE                              :  1;
        unsigned int TA_FX_LFIFO_DSM_IRRITATOR_DATA                               :  2;
        unsigned int TA_FX_LFIFO_ENABLE_SINGLE_WRITE                              :  1;
        unsigned int TA_FS_CFIFO_DSM_IRRITATOR_DATA                               :  2;
        unsigned int TA_FS_CFIFO_ENABLE_SINGLE_WRITE                              :  1;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_DSM_CNTL2 {
    struct {
        unsigned int TA_FS_DFIFO_ENABLE_ERROR_INJECT                              :  2;
        unsigned int TA_FS_DFIFO_SELECT_INJECT_DELAY                              :  1;
        unsigned int TA_FS_AFIFO_ENABLE_ERROR_INJECT                              :  2;
        unsigned int TA_FS_AFIFO_SELECT_INJECT_DELAY                              :  1;
        unsigned int TA_FL_LFIFO_ENABLE_ERROR_INJECT                              :  2;
        unsigned int TA_FL_LFIFO_SELECT_INJECT_DELAY                              :  1;
        unsigned int TA_FX_LFIFO_ENABLE_ERROR_INJECT                              :  2;
        unsigned int TA_FX_LFIFO_SELECT_INJECT_DELAY                              :  1;
        unsigned int TA_FS_CFIFO_ENABLE_ERROR_INJECT                              :  2;
        unsigned int TA_FS_CFIFO_SELECT_INJECT_DELAY                              :  1;
        unsigned int                                                              : 11;
        unsigned int TA_INJECT_DELAY                                              :  6;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_EDC_CNT {
    struct {
        unsigned int TA_FS_DFIFO_SEC_COUNT                                        :  2;
        unsigned int TA_FS_DFIFO_DED_COUNT                                        :  2;
        unsigned int TA_FS_AFIFO_SED_COUNT                                        :  2;
        unsigned int TA_FL_LFIFO_SED_COUNT                                        :  2;
        unsigned int TA_FX_LFIFO_SED_COUNT                                        :  2;
        unsigned int TA_FS_CFIFO_SED_COUNT                                        :  2;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              :  2;
        unsigned int PERF_SEL1                                                    :  8;
        unsigned int                                                              : 14;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL2                                                    :  8;
        unsigned int                                                              :  2;
        unsigned int PERF_SEL3                                                    :  8;
        unsigned int                                                              : 14;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 24;
    } most;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    :  8;
        unsigned int                                                              :  6;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx09_0;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_POWER_CNTL {
    struct {
        unsigned int SAMPLER_CLK_VALID_DELAY                                      :  3;
        unsigned int SAMPLER_CLK_EN_MODE                                          :  1;
        unsigned int                                                              : 12;
        unsigned int NOSAMPLER_CLK_VALID_DELAY                                    :  3;
        unsigned int NOSAMPLER_CLK_EN_MODE                                        :  1;
        unsigned int                                                              : 12;
    } bits, bitfields;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  4;
        unsigned int LOD_CLK_VALID_DELAY                                          :  3;
        unsigned int LOD_CLK_EN_MODE                                              :  1;
        unsigned int ADDR_CLK_VALID_DELAY                                         :  3;
        unsigned int ADDR_CLK_EN_MODE                                             :  1;
        unsigned int GRAD_CLK_VALID_DELAY                                         :  3;
        unsigned int GRAD_CLK_EN_MODE                                             :  1;
        unsigned int                                                              :  4;
        unsigned int BUFFERFLAT_CLK_VALID_DELAY                                   :  3;
        unsigned int BUFFERFLAT_CLK_EN_MODE                                       :  1;
        unsigned int WRITEDATA_CLK_VALID_DELAY                                    :  3;
        unsigned int WRITEDATA_CLK_EN_MODE                                        :  1;
        unsigned int LOWER_CLK_VALID_DELAY                                        :  3;
        unsigned int LOWER_CLK_EN_MODE                                            :  1;
    } gfx103;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_RESERVED_010C {
    struct {
        unsigned int Unused                                                       : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_SCRATCH {
    struct {
        unsigned int SCRATCH                                                      : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TA_STATUS {
    struct {
        unsigned int                                                              : 12;
        unsigned int FG_PFIFO_EMPTYB                                              :  1;
        unsigned int FG_LFIFO_EMPTYB                                              :  1;
        unsigned int FG_SFIFO_EMPTYB                                              :  1;
        unsigned int                                                              :  1;
        unsigned int FL_PFIFO_EMPTYB                                              :  1;
        unsigned int FL_LFIFO_EMPTYB                                              :  1;
        unsigned int FL_SFIFO_EMPTYB                                              :  1;
        unsigned int                                                              :  1;
        unsigned int FA_PFIFO_EMPTYB                                              :  1;
        unsigned int FA_LFIFO_EMPTYB                                              :  1;
        unsigned int FA_SFIFO_EMPTYB                                              :  1;
        unsigned int                                                              :  1;
        unsigned int IN_BUSY                                                      :  1;
        unsigned int FG_BUSY                                                      :  1;
        unsigned int LA_BUSY                                                      :  1;
        unsigned int FL_BUSY                                                      :  1;
        unsigned int TA_BUSY                                                      :  1;
        unsigned int FA_BUSY                                                      :  1;
        unsigned int AL_BUSY                                                      :  1;
        unsigned int BUSY                                                         :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCA_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE2                                                   :  4;
        unsigned int PERF_MODE3                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCC_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER_FILTER {
    struct {
        unsigned int BUFFER                                                       :  1;
        unsigned int FLAT                                                         :  1;
        unsigned int DIM                                                          :  3;
        unsigned int                                                              : 27;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  5;
        unsigned int DATA_FORMAT                                                  :  6;
        unsigned int NUM_FORMAT                                                   :  4;
        unsigned int SW_MODE                                                      :  5;
        unsigned int NUM_SAMPLES                                                  :  2;
        unsigned int OPCODE_TYPE                                                  :  3;
        unsigned int GLC                                                          :  1;
        unsigned int SLC                                                          :  1;
        unsigned int COMPRESSION_ENABLE                                           :  1;
        unsigned int ADDR_MODE                                                    :  3;
        unsigned int                                                              :  1;
    } gfx09;
    struct {
        unsigned int                                                              :  5;
        unsigned int DATA_FORMAT                                                  :  7;
        unsigned int                                                              :  1;
        unsigned int NUM_FORMAT                                                   :  4;
        unsigned int SW_MODE                                                      :  5;
        unsigned int NUM_SAMPLES                                                  :  2;
        unsigned int OPCODE_TYPE                                                  :  3;
        unsigned int SLC                                                          :  1;
        unsigned int DLC                                                          :  1;
        unsigned int GLC                                                          :  1;
        unsigned int COMPRESSION_ENABLE                                           :  1;
        unsigned int                                                              :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER_FILTER2 {
    struct {
        unsigned int REQ_MODE                                                     :  3;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TCP_PERFCOUNTER_FILTER_EN {
    struct {
        unsigned int BUFFER                                                       :  1;
        unsigned int FLAT                                                         :  1;
        unsigned int DIM                                                          :  1;
        unsigned int DATA_FORMAT                                                  :  1;
        unsigned int NUM_FORMAT                                                   :  1;
        unsigned int SW_MODE                                                      :  1;
        unsigned int NUM_SAMPLES                                                  :  1;
        unsigned int OPCODE_TYPE                                                  :  1;
        unsigned int                                                              : 24;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int GLC                                                          :  1;
        unsigned int SLC                                                          :  1;
        unsigned int COMPRESSION_ENABLE                                           :  1;
        unsigned int ADDR_MODE                                                    :  1;
        unsigned int                                                              : 20;
    } gfx09;
    struct {
        unsigned int                                                              :  8;
        unsigned int SLC                                                          :  1;
        unsigned int DLC                                                          :  1;
        unsigned int GLC                                                          :  1;
        unsigned int COMPRESSION_ENABLE                                           :  1;
        unsigned int REQ_MODE                                                     :  1;
        unsigned int                                                              : 19;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER0_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              :  2;
        unsigned int PERF_SEL1                                                    :  8;
        unsigned int                                                              : 14;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int                                                              : 24;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL2                                                    :  8;
        unsigned int                                                              :  2;
        unsigned int PERF_SEL3                                                    :  8;
        unsigned int                                                              : 14;
    } most;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              : 12;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union TD_PERFCOUNTER1_SELECT {
    struct {
        unsigned int                                                              : 20;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 24;
    } most;
    struct {
        unsigned int                                                              : 10;
        unsigned int PERF_SEL1                                                    :  8;
        unsigned int                                                              :  6;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int                                                              :  4;
    } gfx09_0;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 22;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH0_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH1_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH2_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH3_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH4_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH5_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH6_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH7_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH8_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH9_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH10_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH11_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH12_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH13_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH14_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH15_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH16_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH17_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH18_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH19_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH20_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH21_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH22_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH23_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH24_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH25_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH26_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH27_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH28_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH29_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH30_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtl1 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtl2 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtl3 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtl4 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtl5 {
    struct {
        unsigned int EventSelect                                                  :  8;
        unsigned int RdWrMask                                                     :  2;
        unsigned int PriorityMask                                                 :  4;
        unsigned int ReqSizeMask                                                  :  2;
        unsigned int ChipSelMask                                                  :  4;
        unsigned int ChipIDSel                                                    :  4;
        unsigned int VCSel                                                        :  5;
        unsigned int SubChanMask                                                  :  2;
        unsigned int Enable                                                       :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtlClk {
    struct {
        unsigned int GlblResetMsk                                                 :  6;
        unsigned int                                                              : 18;
        unsigned int GlblReset                                                    :  1;
        unsigned int GlblMonEn                                                    :  1;
        unsigned int                                                              :  5;
        unsigned int CtrClkEn                                                     :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr1_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr1_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr2_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr2_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr3_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr3_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr4_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr4_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr5_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtr5_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtrClk_Hi {
    struct {
        unsigned int Data                                                         : 16;
        unsigned int Overflow                                                     :  1;
        unsigned int                                                              : 15;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UMCCH31_PerfMonCtrClk_Lo {
    struct {
        unsigned int Data                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UTCL1_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UTCL1_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UTCL1_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 18;
        unsigned int COUNTER_MODE                                                 :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UTCL1_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UTCL1_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union UTCL1_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 18;
        unsigned int COUNTER_MODE                                                 :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union UTCL1_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union UTCL1_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union UTCL1_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 18;
        unsigned int COUNTER_MODE                                                 :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union UTCL1_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union UTCL1_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
union UTCL1_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int                                                              : 18;
        unsigned int COUNTER_MODE                                                 :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};
#endif

union VGT_CACHE_INVALIDATION {
    struct {
        unsigned int CACHE_INVALIDATION                                           :  2;
        unsigned int                                                              :  2;
        unsigned int DIS_INSTANCING_OPT                                           :  1;
        unsigned int VS_NO_EXTRA_BUFFER                                           :  1;
        unsigned int AUTO_INVLD_EN                                                :  2;
        unsigned int                                                              :  1;
        unsigned int USE_GS_DONE                                                  :  1;
        unsigned int                                                              :  1;
        unsigned int DIS_RANGE_FULL_INVLD                                         :  1;
        unsigned int GS_LATE_ALLOC_EN                                             :  1;
        unsigned int STREAMOUT_FULL_FLUSH                                         :  1;
        unsigned int                                                              :  2;
        unsigned int ES_LIMIT                                                     :  5;
        unsigned int ENABLE_PING_PONG                                             :  1;
        unsigned int OPT_FLOW_CNTL_1                                              :  3;
        unsigned int OPT_FLOW_CNTL_2                                              :  3;
        unsigned int EN_WAVE_MERGE                                                :  1;
        unsigned int ENABLE_PING_PONG_EOI                                         :  1;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_CNTL_STATUS {
    struct {
        unsigned int VGT_BUSY                                                     :  1;
        unsigned int VGT_OUT_INDX_BUSY                                            :  1;
        unsigned int VGT_OUT_BUSY                                                 :  1;
        unsigned int VGT_PT_BUSY                                                  :  1;
        unsigned int VGT_TE_BUSY                                                  :  1;
        unsigned int VGT_VR_BUSY                                                  :  1;
        unsigned int VGT_PI_BUSY                                                  :  1;
        unsigned int VGT_GS_BUSY                                                  :  1;
        unsigned int VGT_HS_BUSY                                                  :  1;
        unsigned int VGT_TE11_BUSY                                                :  1;
        unsigned int VGT_PRIMGEN_BUSY                                             :  1;
        unsigned int                                                              : 21;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DISPATCH_DRAW_INDEX {
    struct {
        unsigned int MATCH_INDEX                                                  : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_BASE {
    struct {
        unsigned int BASE_ADDR                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_BASE_HI {
    struct {
        unsigned int BASE_ADDR                                                    : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_CONTROL {
    struct {
        unsigned int PRIMGROUP_SIZE                                               : 16;
        unsigned int                                                              :  1;
        unsigned int IA_SWITCH_ON_EOP                                             :  1;
        unsigned int                                                              :  1;
        unsigned int SWITCH_ON_EOI                                                :  1;
        unsigned int WD_SWITCH_ON_EOP                                             :  1;
        unsigned int                                                              : 11;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 21;
        unsigned int EN_INST_OPT_BASIC                                            :  1;
        unsigned int EN_INST_OPT_ADV                                              :  1;
        unsigned int HW_USE_ONLY                                                  :  1;
        unsigned int                                                              :  8;
    } gfx09;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_DATA_FIFO_DEPTH {
    struct {
        unsigned int DMA_DATA_FIFO_DEPTH                                          :  9;
        unsigned int DMA2DRAW_FIFO_DEPTH                                          : 10;
        unsigned int                                                              : 13;
    } gfx09;
    struct {
        unsigned int DMA_DATA_FIFO_DEPTH                                          : 10;
        unsigned int                                                              : 22;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_EVENT_INITIATOR {
    struct {
        unsigned int EVENT_TYPE                                                   :  6;
        unsigned int                                                              :  4;
        unsigned int ADDRESS_HI                                                   : 17;
        unsigned int EXTENDED_EVENT                                               :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_INDEX_TYPE {
    struct {
        unsigned int INDEX_TYPE                                                   :  2;
        unsigned int SWAP_MODE                                                    :  2;
        unsigned int BUF_TYPE                                                     :  2;
        unsigned int                                                              :  3;
        unsigned int NOT_EOP                                                      :  1;
        unsigned int REQ_PATH                                                     :  1;
        unsigned int                                                              : 21;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  6;
        unsigned int RDREQ_POLICY                                                 :  1;
        unsigned int                                                              :  1;
        unsigned int PRIMGEN_EN                                                   :  1;
        unsigned int                                                              : 23;
    } gfx09;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 14;
        unsigned int DISABLE_INSTANCE_PACKING                                     :  1;
        unsigned int                                                              : 17;
    } gfx103Plus;
#endif
    struct {
        unsigned int                                                              :  6;
        unsigned int RDREQ_POLICY                                                 :  2;
        unsigned int ATC                                                          :  1;
        unsigned int                                                              :  2;
        unsigned int MTYPE                                                        :  3;
        unsigned int                                                              : 18;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_LS_HS_CONFIG {
    struct {
        unsigned int                                                              :  8;
        unsigned int HS_NUM_INPUT_CP                                              :  6;
        unsigned int                                                              : 18;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_MAX_SIZE {
    struct {
        unsigned int MAX_SIZE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_NUM_INSTANCES {
    struct {
        unsigned int NUM_INSTANCES                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_PRIMITIVE_TYPE {
    struct {
        unsigned int PRIM_TYPE                                                    :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_REQ_FIFO_DEPTH {
    struct {
        unsigned int DMA_REQ_FIFO_DEPTH                                           :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DMA_SIZE {
    struct {
        unsigned int NUM_INDICES                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DRAW_INITIATOR {
    struct {
        unsigned int SOURCE_SELECT                                                :  2;
        unsigned int MAJOR_MODE                                                   :  2;
        unsigned int SPRITE_EN_R6XX                                               :  1;
        unsigned int NOT_EOP                                                      :  1;
        unsigned int USE_OPAQUE                                                   :  1;
        unsigned int                                                              : 22;
        unsigned int REG_RT_INDEX                                                 :  3;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  7;
        unsigned int UNROLLED_INST                                                :  1;
        unsigned int GRBM_SKEW_NO_DEC                                             :  1;
        unsigned int                                                              : 23;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DRAW_INIT_FIFO_DEPTH {
    struct {
        unsigned int DRAW_INIT_FIFO_DEPTH                                         :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_DRAW_PAYLOAD_CNTL {
    struct {
        unsigned int                                                              :  1;
        unsigned int EN_REG_RT_INDEX                                              :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  1;
        unsigned int                                                              : 31;
    } most;
    struct {
        unsigned int                                                              :  2;
        unsigned int                                                              :  2;
        unsigned int                                                              : 28;
    } gfx09;
    struct {
        unsigned int                                                              :  2;
        unsigned int                                                              :  1;
        unsigned int                                                              : 29;
    } gfx101;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  6;
        unsigned int EN_VRS_RATE                                                  :  1;
        unsigned int                                                              : 25;
    } gfx103Plus;
#endif
    struct {
        unsigned int                                                              :  3;
        unsigned int EN_PRIM_PAYLOAD                                              :  1;
        unsigned int EN_DRAW_VP                                                   :  1;
        unsigned int                                                              : 27;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_ENHANCE {
    struct {
        unsigned int MISC                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_ESGS_RING_ITEMSIZE {
    struct {
        unsigned int ITEMSIZE                                                     : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_ESGS_RING_SIZE {
    struct {
        unsigned int MEM_SIZE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_ESGS_RING_SIZE_UMD {
    struct {
        unsigned int MEM_SIZE                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_ES_PER_GS {
    struct {
        unsigned int ES_PER_GS                                                    : 11;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_EVENT_ADDRESS_REG {
    struct {
        unsigned int ADDRESS_LOW                                                  : 28;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_EVENT_INITIATOR {
    struct {
        unsigned int EVENT_TYPE                                                   :  6;
        unsigned int                                                              :  4;
        unsigned int ADDRESS_HI                                                   : 17;
        unsigned int EXTENDED_EVENT                                               :  1;
        unsigned int                                                              :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_FIFO_DEPTHS {
    struct {
        unsigned int VS_DEALLOC_TBL_DEPTH                                         :  7;
        unsigned int RESERVED_0                                                   :  1;
        unsigned int CLIPP_FIFO_DEPTH                                             : 14;
        unsigned int                                                              : 10;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 22;
        unsigned int HSINPUT_FIFO_DEPTH                                           :  6;
        unsigned int                                                              :  4;
    } gfx09;
    struct {
        unsigned int                                                              : 22;
        unsigned int RESERVED_1                                                   :  1;
        unsigned int HSINPUT_FIFO_DEPTH                                           :  6;
        unsigned int                                                              :  3;
    } gfx10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_DECR {
    struct {
        unsigned int DECR                                                         :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_FIRST_DECR {
    struct {
        unsigned int FIRST_DECR                                                   :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_PRIM_TYPE {
    struct {
        unsigned int PRIM_TYPE                                                    :  5;
        unsigned int                                                              :  9;
        unsigned int RETAIN_ORDER                                                 :  1;
        unsigned int RETAIN_QUADS                                                 :  1;
        unsigned int PRIM_ORDER                                                   :  3;
        unsigned int                                                              : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_VECT_0_CNTL {
    struct {
        unsigned int COMP_X_EN                                                    :  1;
        unsigned int COMP_Y_EN                                                    :  1;
        unsigned int COMP_Z_EN                                                    :  1;
        unsigned int COMP_W_EN                                                    :  1;
        unsigned int                                                              :  4;
        unsigned int STRIDE                                                       :  8;
        unsigned int SHIFT                                                        :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_VECT_0_FMT_CNTL {
    struct {
        unsigned int X_CONV                                                       :  4;
        unsigned int X_OFFSET                                                     :  4;
        unsigned int Y_CONV                                                       :  4;
        unsigned int Y_OFFSET                                                     :  4;
        unsigned int Z_CONV                                                       :  4;
        unsigned int Z_OFFSET                                                     :  4;
        unsigned int W_CONV                                                       :  4;
        unsigned int W_OFFSET                                                     :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_VECT_1_CNTL {
    struct {
        unsigned int COMP_X_EN                                                    :  1;
        unsigned int COMP_Y_EN                                                    :  1;
        unsigned int COMP_Z_EN                                                    :  1;
        unsigned int COMP_W_EN                                                    :  1;
        unsigned int                                                              :  4;
        unsigned int STRIDE                                                       :  8;
        unsigned int SHIFT                                                        :  8;
        unsigned int                                                              :  8;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GROUP_VECT_1_FMT_CNTL {
    struct {
        unsigned int X_CONV                                                       :  4;
        unsigned int X_OFFSET                                                     :  4;
        unsigned int Y_CONV                                                       :  4;
        unsigned int Y_OFFSET                                                     :  4;
        unsigned int Z_CONV                                                       :  4;
        unsigned int Z_OFFSET                                                     :  4;
        unsigned int W_CONV                                                       :  4;
        unsigned int W_OFFSET                                                     :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GSVS_RING_ITEMSIZE {
    struct {
        unsigned int ITEMSIZE                                                     : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GSVS_RING_OFFSET_1 {
    struct {
        unsigned int OFFSET                                                       : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GSVS_RING_OFFSET_2 {
    struct {
        unsigned int OFFSET                                                       : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GSVS_RING_OFFSET_3 {
    struct {
        unsigned int OFFSET                                                       : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GSVS_RING_SIZE {
    struct {
        unsigned int MEM_SIZE                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GSVS_RING_SIZE_UMD {
    struct {
        unsigned int MEM_SIZE                                                     : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_INSTANCE_CNT {
    struct {
        unsigned int ENABLE                                                       :  1;
        unsigned int                                                              :  1;
        unsigned int CNT                                                          :  7;
        unsigned int                                                              : 23;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 31;
        unsigned int EN_MAX_VERT_OUT_PER_GS_INSTANCE                              :  1;
    } gfx10Plus;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_MAX_PRIMS_PER_SUBGROUP {
    struct {
        unsigned int MAX_PRIMS_PER_SUBGROUP                                       : 16;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_MAX_VERT_OUT {
    struct {
        unsigned int MAX_VERT_OUT                                                 : 11;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_MAX_WAVE_ID {
    struct {
        unsigned int MAX_WAVE_ID                                                  : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_MODE {
    struct {
        unsigned int MODE                                                         :  3;
        unsigned int RESERVED_0                                                   :  1;
        unsigned int CUT_MODE                                                     :  2;
        unsigned int RESERVED_1                                                   :  5;
        unsigned int GS_C_PACK_EN                                                 :  1;
        unsigned int RESERVED_2                                                   :  1;
        unsigned int ES_PASSTHRU                                                  :  1;
        unsigned int                                                              :  3;
        unsigned int PARTIAL_THD_AT_EOI                                           :  1;
        unsigned int SUPPRESS_CUTS                                                :  1;
        unsigned int ES_WRITE_OPTIMIZE                                            :  1;
        unsigned int GS_WRITE_OPTIMIZE                                            :  1;
        unsigned int ONCHIP                                                       :  2;
        unsigned int                                                              :  9;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 14;
        unsigned int RESERVED_3                                                   :  1;
        unsigned int RESERVED_4                                                   :  1;
        unsigned int RESERVED_5                                                   :  1;
        unsigned int                                                              : 15;
    } gfx09;
    struct {
        unsigned int                                                              : 14;
        unsigned int COMPUTE_MODE                                                 :  1;
        unsigned int FAST_COMPUTE_MODE                                            :  1;
        unsigned int ELEMENT_INFO_EN                                              :  1;
        unsigned int                                                              : 15;
    } gfx10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_ONCHIP_CNTL {
    struct {
        unsigned int ES_VERTS_PER_SUBGRP                                          : 11;
        unsigned int GS_PRIMS_PER_SUBGRP                                          : 11;
        unsigned int GS_INST_PRIMS_IN_SUBGRP                                      : 10;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_OUT_PRIM_TYPE {
    struct {
        unsigned int OUTPRIM_TYPE                                                 :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int OUTPRIM_TYPE_1                                               :  6;
        unsigned int                                                              :  2;
        unsigned int OUTPRIM_TYPE_2                                               :  6;
        unsigned int OUTPRIM_TYPE_3                                               :  6;
        unsigned int                                                              :  3;
        unsigned int UNIQUE_TYPE_PER_STREAM                                       :  1;
    } gfx09_10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_PER_ES {
    struct {
        unsigned int GS_PER_ES                                                    : 11;
        unsigned int                                                              : 21;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_PER_VS {
    struct {
        unsigned int GS_PER_VS                                                    :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_VERTEX_REUSE {
    struct {
        unsigned int VERT_REUSE                                                   :  5;
        unsigned int                                                              : 27;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_VERT_ITEMSIZE {
    struct {
        unsigned int ITEMSIZE                                                     : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_VERT_ITEMSIZE_1 {
    struct {
        unsigned int ITEMSIZE                                                     : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_VERT_ITEMSIZE_2 {
    struct {
        unsigned int ITEMSIZE                                                     : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_GS_VERT_ITEMSIZE_3 {
    struct {
        unsigned int ITEMSIZE                                                     : 15;
        unsigned int                                                              : 17;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_HOS_CNTL {
    struct {
        unsigned int TESS_MODE                                                    :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_HOS_MAX_TESS_LEVEL {
    struct {
        unsigned int MAX_TESS                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_HOS_MIN_TESS_LEVEL {
    struct {
        unsigned int MIN_TESS                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_HOS_REUSE_DEPTH {
    struct {
        unsigned int REUSE_DEPTH                                                  :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_HS_OFFCHIP_PARAM {
    struct {
        unsigned int OFFCHIP_BUFFERING                                            :  9;
        unsigned int OFFCHIP_GRANULARITY                                          :  2;
        unsigned int                                                              : 21;
    } most;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int OFFCHIP_BUFFERING                                            : 10;
        unsigned int OFFCHIP_GRANULARITY                                          :  2;
        unsigned int                                                              : 20;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_HS_OFFCHIP_PARAM_UMD {
    struct {
        unsigned int OFFCHIP_BUFFERING                                            :  9;
        unsigned int OFFCHIP_GRANULARITY                                          :  2;
        unsigned int                                                              : 21;
    } most;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int OFFCHIP_BUFFERING                                            : 10;
        unsigned int OFFCHIP_GRANULARITY                                          :  2;
        unsigned int                                                              : 20;
    } nv2x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_IMMED_DATA {
    struct {
        unsigned int DATA                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_INDEX_TYPE {
    struct {
        unsigned int INDEX_TYPE                                                   :  2;
        unsigned int                                                              : 30;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  8;
        unsigned int PRIMGEN_EN                                                   :  1;
        unsigned int                                                              : 23;
    } gfx09;
#if   CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 14;
        unsigned int DISABLE_INSTANCE_PACKING                                     :  1;
        unsigned int                                                              : 17;
    } gfx103Plus;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_INDX_OFFSET {
    struct {
        unsigned int INDX_OFFSET                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_INSTANCE_BASE_ID {
    struct {
        unsigned int INSTANCE_BASE_ID                                             : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_INSTANCE_STEP_RATE_0 {
    struct {
        unsigned int STEP_RATE                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_INSTANCE_STEP_RATE_1 {
    struct {
        unsigned int STEP_RATE                                                    : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_LAST_COPY_STATE {
    struct {
        unsigned int SRC_STATE_ID                                                 :  3;
        unsigned int                                                              : 13;
        unsigned int DST_STATE_ID                                                 :  3;
        unsigned int                                                              : 13;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_LS_HS_CONFIG {
    struct {
        unsigned int NUM_PATCHES                                                  :  8;
        unsigned int HS_NUM_INPUT_CP                                              :  6;
        unsigned int HS_NUM_OUTPUT_CP                                             :  6;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_MAX_VTX_INDX {
    struct {
        unsigned int MAX_INDX                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_MC_LAT_CNTL {
    struct {
        unsigned int MC_TIME_STAMP_RES                                            :  4;
        unsigned int                                                              : 28;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_MIN_VTX_INDX {
    struct {
        unsigned int MIN_INDX                                                     : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_MULTI_PRIM_IB_RESET_EN {
    struct {
        unsigned int RESET_EN                                                     :  1;
        unsigned int MATCH_ALL_BITS                                               :  1;
        unsigned int                                                              : 30;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_MULTI_PRIM_IB_RESET_INDX {
    struct {
        unsigned int RESET_INDX                                                   : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_NUM_INDICES {
    struct {
        unsigned int NUM_INDICES                                                  : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_NUM_INSTANCES {
    struct {
        unsigned int NUM_INSTANCES                                                : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_OUTPUT_PATH_CNTL {
    struct {
        unsigned int PATH_SELECT                                                  :  3;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_OUT_DEALLOC_CNTL {
    struct {
        unsigned int DEALLOC_DIST                                                 :  7;
        unsigned int                                                              : 25;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER0_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     : 10;
        unsigned int PERF_SEL1                                                    : 10;
        unsigned int CNTR_MODE                                                    :  4;
        unsigned int PERF_MODE1                                                   :  4;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER1_SELECT1 {
    struct {
        unsigned int PERF_SEL2                                                    : 10;
        unsigned int PERF_SEL3                                                    : 10;
        unsigned int                                                              :  4;
        unsigned int PERF_MODE3                                                   :  4;
        unsigned int PERF_MODE2                                                   :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PERFCOUNTER_SEID_MASK {
    struct {
        unsigned int PERF_SEID_IGNORE_MASK                                        :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PRIMITIVEID_EN {
    struct {
        unsigned int PRIMITIVEID_EN                                               :  1;
        unsigned int DISABLE_RESET_ON_EOI                                         :  1;
        unsigned int NGG_DISABLE_PROVOK_REUSE                                     :  1;
        unsigned int                                                              : 29;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PRIMITIVEID_RESET {
    struct {
        unsigned int VALUE                                                        : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_PRIMITIVE_TYPE {
    struct {
        unsigned int PRIM_TYPE                                                    :  6;
        unsigned int                                                              : 26;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_REUSE_OFF {
    struct {
        unsigned int REUSE_OFF                                                    :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_SHADER_STAGES_EN {
    struct {
        unsigned int LS_EN                                                        :  2;
        unsigned int HS_EN                                                        :  1;
        unsigned int ES_EN                                                        :  2;
        unsigned int GS_EN                                                        :  1;
        unsigned int VS_EN                                                        :  2;
        unsigned int                                                              :  4;
        unsigned int VS_WAVE_ID_EN                                                :  1;
        unsigned int PRIMGEN_EN                                                   :  1;
        unsigned int ORDERED_ID_MODE                                              :  1;
        unsigned int MAX_PRIMGRP_IN_WAVE                                          :  4;
        unsigned int                                                              : 13;
    } bits, bitfields;
    struct {
        unsigned int                                                              :  9;
        unsigned int DISPATCH_DRAW_EN                                             :  1;
        unsigned int DIS_DEALLOC_ACCUM_0                                          :  1;
        unsigned int DIS_DEALLOC_ACCUM_1                                          :  1;
        unsigned int                                                              : 20;
    } most;
    struct {
        unsigned int                                                              : 26;
        unsigned int PRIMGEN_PASSTHRU_NO_MSG                                      :  1;
        unsigned int                                                              :  5;
    } apu103;
    struct {
        unsigned int                                                              : 19;
        unsigned int GS_FAST_LAUNCH                                               :  1;
        unsigned int                                                              : 12;
    } gfx09_0;
    struct {
        unsigned int                                                              : 19;
        unsigned int GS_FAST_LAUNCH                                               :  2;
        unsigned int                                                              : 11;
    } gfx09_1xPlus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              : 26;
        unsigned int PRIMGEN_PASSTHRU_NO_MSG                                      :  1;
        unsigned int                                                              :  5;
    } gfx104Plus;
#endif
    struct {
        unsigned int                                                              :  8;
        unsigned int DYNAMIC_HS                                                   :  1;
        unsigned int                                                              : 12;
        unsigned int HS_W32_EN                                                    :  1;
        unsigned int GS_W32_EN                                                    :  1;
        unsigned int VS_W32_EN                                                    :  1;
        unsigned int NGG_WAVE_ID_EN                                               :  1;
        unsigned int PRIMGEN_PASSTHRU_EN                                          :  1;
        unsigned int                                                              :  6;
    } gfx10Plus;
#if CHIP_HDR_NAVI23
    struct {
        unsigned int                                                              : 26;
        unsigned int PRIMGEN_PASSTHRU_NO_MSG                                      :  1;
        unsigned int                                                              :  5;
    } nv23;
#endif
#if CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 26;
        unsigned int PRIMGEN_PASSTHRU_NO_MSG                                      :  1;
        unsigned int                                                              :  5;
    } nv24;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_CONFIG {
    struct {
        unsigned int STREAM_0_BUFFER_EN                                           :  4;
        unsigned int STREAM_1_BUFFER_EN                                           :  4;
        unsigned int STREAM_2_BUFFER_EN                                           :  4;
        unsigned int STREAM_3_BUFFER_EN                                           :  4;
        unsigned int                                                              : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_0 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_1 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_2 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_3 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_0 {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_1 {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_2 {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_3 {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_0 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_1 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_2 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_3 {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_CONFIG {
    struct {
        unsigned int STREAMOUT_0_EN                                               :  1;
        unsigned int STREAMOUT_1_EN                                               :  1;
        unsigned int STREAMOUT_2_EN                                               :  1;
        unsigned int STREAMOUT_3_EN                                               :  1;
        unsigned int RAST_STREAM                                                  :  3;
        unsigned int EN_PRIMS_NEEDED_CNT                                          :  1;
        unsigned int RAST_STREAM_MASK                                             :  4;
        unsigned int                                                              : 19;
        unsigned int USE_RAST_STREAM_MASK                                         :  1;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_DELAY {
    struct {
        unsigned int SKIP_DELAY                                                   :  8;
        unsigned int SE0_WD_DELAY                                                 :  3;
        unsigned int SE1_WD_DELAY                                                 :  3;
        unsigned int SE2_WD_DELAY                                                 :  3;
        unsigned int SE3_WD_DELAY                                                 :  3;
        unsigned int                                                              : 12;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE {
    struct {
        unsigned int SIZE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_DRAW_OPAQUE_OFFSET {
    struct {
        unsigned int OFFSET                                                       : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE {
    struct {
        unsigned int VERTEX_STRIDE                                                :  9;
        unsigned int                                                              : 23;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_0 {
    struct {
        unsigned int STRIDE                                                       : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_1 {
    struct {
        unsigned int STRIDE                                                       : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_2 {
    struct {
        unsigned int STRIDE                                                       : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_3 {
    struct {
        unsigned int STRIDE                                                       : 10;
        unsigned int                                                              : 22;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_SYS_CONFIG {
    struct {
        unsigned int DUAL_CORE_EN                                                 :  1;
        unsigned int MAX_LS_HS_THDGRP                                             :  6;
        unsigned int ADC_EVENT_FILTER_DISABLE                                     :  1;
        unsigned int                                                              : 24;
    } bits, bitfields;
#if  CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1 || CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              :  8;
        unsigned int NUM_SUBGROUPS_IN_FLIGHT                                      : 11;
        unsigned int                                                              : 13;
    } gfx103PlusExclusive;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TESS_DISTRIBUTION {
    struct {
        unsigned int ACCUM_ISOLINE                                                :  8;
        unsigned int ACCUM_TRI                                                    :  8;
        unsigned int ACCUM_QUAD                                                   :  8;
        unsigned int DONUT_SPLIT                                                  :  5;
        unsigned int TRAP_SPLIT                                                   :  3;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_MEMORY_BASE {
    struct {
        unsigned int BASE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_MEMORY_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_MEMORY_BASE_HI_UMD {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_MEMORY_BASE_UMD {
    struct {
        unsigned int BASE                                                         : 32;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_PARAM {
    struct {
        unsigned int TYPE                                                         :  2;
        unsigned int PARTITIONING                                                 :  3;
        unsigned int TOPOLOGY                                                     :  3;
        unsigned int RESERVED_REDUC_AXIS                                          :  1;
        unsigned int                                                              :  5;
        unsigned int DISABLE_DONUTS                                               :  1;
        unsigned int                                                              :  2;
        unsigned int DISTRIBUTION_MODE                                            :  2;
        unsigned int                                                              : 13;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 15;
        unsigned int RDREQ_POLICY                                                 :  1;
        unsigned int                                                              : 16;
    } gfx09;
    struct {
        unsigned int                                                              :  9;
        unsigned int DEPRECATED                                                   :  1;
        unsigned int                                                              : 22;
    } gfx09_10;
    struct {
        unsigned int                                                              : 10;
        unsigned int NUM_DS_WAVES_PER_SIMD                                        :  4;
        unsigned int                                                              :  1;
        unsigned int RDREQ_POLICY                                                 :  2;
        unsigned int                                                              :  2;
        unsigned int DETECT_ONE                                                   :  1;
        unsigned int DETECT_ZERO                                                  :  1;
        unsigned int                                                              :  2;
        unsigned int MTYPE                                                        :  3;
        unsigned int                                                              :  6;
    } gfx10Plus;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int                                                              :  9;
        unsigned int NOT_USED                                                     :  1;
        unsigned int                                                              : 22;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_RING_SIZE {
    struct {
        unsigned int SIZE                                                         : 16;
        unsigned int                                                              : 16;
    } gfx09_10;
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int SIZE                                                         : 17;
        unsigned int                                                              : 15;
    } gfx11;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_TF_RING_SIZE_UMD {
    struct {
        unsigned int SIZE                                                         : 16;
        unsigned int                                                              : 16;
    } most;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_VERTEX_REUSE_BLOCK_CNTL {
    struct {
        unsigned int VTX_REUSE_DEPTH                                              :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_VS_MAX_WAVE_ID {
    struct {
        unsigned int MAX_WAVE_ID                                                  : 12;
        unsigned int                                                              : 20;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_VTX_CNT_EN {
    struct {
        unsigned int VTX_CNT_EN                                                   :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union VGT_VTX_VECT_EJECT_REG {
    struct {
        unsigned int PRIM_COUNT                                                   :  7;
        unsigned int                                                              : 25;
    } gfx09;
    struct {
        unsigned int PRIM_COUNT                                                   : 10;
        unsigned int                                                              : 22;
    } gfx10;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_BUF_RESOURCE_1 {
    struct {
        unsigned int POS_BUF_SIZE                                                 : 16;
        unsigned int INDEX_BUF_SIZE                                               : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_BUF_RESOURCE_2 {
    struct {
        unsigned int PARAM_BUF_SIZE                                               : 13;
        unsigned int                                                              :  2;
        unsigned int ADDR_MODE                                                    :  1;
        unsigned int CNTL_SB_BUF_SIZE                                             : 16;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_CNTL_SB_BUF_BASE {
    struct {
        unsigned int BASE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_CNTL_SB_BUF_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_CNTL_STATUS {
    struct {
        unsigned int WD_BUSY                                                      :  1;
        unsigned int WD_SPL_DMA_BUSY                                              :  1;
        unsigned int WD_SPL_DI_BUSY                                               :  1;
        unsigned int WD_ADC_BUSY                                                  :  1;
        unsigned int                                                              : 28;
    } most;
#if CHIP_HDR_NAVI21|| CHIP_HDR_NAVI22|| CHIP_HDR_NAVI23|| CHIP_HDR_NAVI24|| CHIP_HDR_RAPHAEL|| CHIP_HDR_REMBRANDT
    struct {
        unsigned int VR3_BUSY                                                     :  1;
        unsigned int VR2_BUSY                                                     :  1;
        unsigned int VR1_BUSY                                                     :  1;
        unsigned int VR0_BUSY                                                     :  1;
        unsigned int HS3_BUSY                                                     :  1;
        unsigned int HS2_BUSY                                                     :  1;
        unsigned int HS1_BUSY                                                     :  1;
        unsigned int HS0_BUSY                                                     :  1;
        unsigned int GS3_BUSY                                                     :  1;
        unsigned int GS2_BUSY                                                     :  1;
        unsigned int GS1_BUSY                                                     :  1;
        unsigned int GS0_BUSY                                                     :  1;
        unsigned int NGG3_BUSY                                                    :  1;
        unsigned int NGG2_BUSY                                                    :  1;
        unsigned int NGG1_BUSY                                                    :  1;
        unsigned int NGG0_BUSY                                                    :  1;
        unsigned int DIST_BUSY                                                    :  1;
        unsigned int DIST_BE_BUSY                                                 :  1;
        unsigned int                                                              :  6;
        unsigned int TE3_BUSY                                                     :  1;
        unsigned int TE2_BUSY                                                     :  1;
        unsigned int TE1_BUSY                                                     :  1;
        unsigned int TE0_BUSY                                                     :  1;
        unsigned int                                                              :  4;
    } gfx103Derivative;
#endif
#if  CHIP_HDR_NAVI31|| CHIP_HDR_NAVI32|| CHIP_HDR_NAVI33|| CHIP_HDR_PHOENIX1
    struct {
        unsigned int DIST_BUSY                                                    :  1;
        unsigned int DIST_BE_BUSY                                                 :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int                                                              : 26;
    } gfx11;
#endif
#if CHIP_HDR_NAVI21
    struct {
        unsigned int                                                              : 18;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int SA3_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA2_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA1_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA0_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int                                                              :  4;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int                                                              :  2;
    } nv21;
#endif
#if CHIP_HDR_NAVI22
    struct {
        unsigned int                                                              : 18;
        unsigned int SA3_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA2_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA1_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA0_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int                                                              :  4;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int                                                              :  2;
    } nv22;
#endif
#if CHIP_HDR_NAVI23
    struct {
        unsigned int                                                              : 18;
        unsigned int SA3_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA2_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA1_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA0_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int                                                              :  4;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int                                                              :  2;
    } nv23;
#endif
#if CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 18;
        unsigned int SA3_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA2_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA1_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA0_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int                                                              :  4;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int                                                              :  2;
    } nv24;
#endif
#if CHIP_HDR_RAPHAEL
    struct {
        unsigned int                                                              : 18;
        unsigned int SA3_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA2_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA1_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA0_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int                                                              :  4;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int                                                              :  2;
    } raphael;
#endif
#if CHIP_HDR_REMBRANDT
    struct {
        unsigned int                                                              : 18;
        unsigned int SA3_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA2_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA1_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int SA0_OUTPUT_BLOCK_BUSY                                        :  1;
        unsigned int GE_UTCL1_BUSY                                                :  1;
        unsigned int WD_TE11_BUSY                                                 :  1;
        unsigned int                                                              :  4;
        unsigned int PC_MANAGER_BUSY                                              :  1;
        unsigned int WLC_BUSY                                                     :  1;
        unsigned int                                                              :  2;
    } rembrandt;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_ENHANCE {
    struct {
        unsigned int MISC                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_INDEX_BUF_BASE {
    struct {
        unsigned int BASE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_INDEX_BUF_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER0_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER0_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER0_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER1_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER1_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER1_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER2_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER2_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER2_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER3_HI {
    struct {
        unsigned int PERFCOUNTER_HI                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER3_LO {
    struct {
        unsigned int PERFCOUNTER_LO                                               : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_PERFCOUNTER3_SELECT {
    struct {
        unsigned int PERF_SEL                                                     :  8;
        unsigned int                                                              : 20;
        unsigned int PERF_MODE                                                    :  4;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_POS_BUF_BASE {
    struct {
        unsigned int BASE                                                         : 32;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_POS_BUF_BASE_HI {
    struct {
        unsigned int BASE_HI                                                      :  8;
        unsigned int                                                              : 24;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_QOS {
    struct {
        unsigned int DRAW_STALL                                                   :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_UTCL1_CNTL {
    struct {
        unsigned int XNACK_REDO_TIMER_CNT                                         : 20;
        unsigned int                                                              :  3;
        unsigned int VMID_RESET_MODE                                              :  1;
        unsigned int DROP_MODE                                                    :  1;
        unsigned int BYPASS                                                       :  1;
        unsigned int INVALIDATE                                                   :  1;
        unsigned int FRAG_LIMIT_MODE                                              :  1;
        unsigned int FORCE_SNOOP                                                  :  1;
        unsigned int                                                              :  3;
    } bits, bitfields;
    struct {
        unsigned int                                                              : 29;
        unsigned int FORCE_SD_VMID_DIRTY                                          :  1;
        unsigned int                                                              :  2;
    } gfx09;
    struct {
        unsigned int                                                              : 29;
        unsigned int MTYPE_OVERRIDE                                               :  1;
        unsigned int                                                              :  2;
    } gfx10Plus;
#if CHIP_HDR_NAVI21 || CHIP_HDR_NAVI22 || CHIP_HDR_NAVI23 || CHIP_HDR_NAVI24
    struct {
        unsigned int                                                              : 30;
        unsigned int LLC_NOALLOC_OVERRIDE                                         :  1;
        unsigned int                                                              :  1;
    } nv2x;
#endif
#if CHIP_HDR_NAVI31 || CHIP_HDR_NAVI32 || CHIP_HDR_NAVI33
    struct {
        unsigned int                                                              : 30;
        unsigned int LLC_NOALLOC_OVERRIDE                                         :  1;
        unsigned int                                                              :  1;
    } nv3x;
#endif

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union WD_UTCL1_STATUS {
    struct {
        unsigned int FAULT_DETECTED                                               :  1;
        unsigned int RETRY_DETECTED                                               :  1;
        unsigned int PRT_DETECTED                                                 :  1;
        unsigned int                                                              :  5;
        unsigned int FAULT_UTCL1ID                                                :  6;
        unsigned int                                                              :  2;
        unsigned int RETRY_UTCL1ID                                                :  6;
        unsigned int                                                              :  2;
        unsigned int PRT_UTCL1ID                                                  :  6;
        unsigned int                                                              :  2;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

union XDMA_SLV_FLIP_PENDING {
    struct {
        unsigned int XDMA_SLV_FLIP_PENDING                                        :  1;
        unsigned int                                                              : 31;
    } bits, bitfields;

    unsigned int u32All;
    signed int   i32All;
    float        f32All;
};

} // inline namespace Chip
} // namespace Gfx9
} // namespace Pal
