#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr 17 12:15:03 2023
# Process ID: 3989982
# Current directory: /data/Wei/casper_hdl/dspdevel_designs
# Command line: vivado -jou /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/vivado.jou -log /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/vivado.log -mode batch -source /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/gogogo.tcl
# Log file: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/vivado.log
# Journal file: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/vivado.jou
#-----------------------------------------------------------
source /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/gogogo.tcl
# set impl_dir "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1"
# set bin_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.bin"
# set bit_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.bit"
# set hex_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.hex"
# set mcs_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.mcs"
# set prm_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.prm"
# set xsa_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.xsa"
# set jbd_name "snap_bd"
# proc check_timing {run} {
#   if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.THS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
#   }
# }
# proc check_zero_critical {count mess} {
#   if {$count > 0} {
#     puts "************************************************"
#     send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
#     puts "************************************************"
#   }
# }
# proc puts_red {s} {
#   puts -nonewline "\[1;31m"; #RED
#   puts $s
#   puts -nonewline "\[0m";# Reset
# }
# puts "Starting tcl script"
Starting tcl script
# cd /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2
# create_project -f myproj myproj -part xc7k160tffg676-2
# create_bd_design $jbd_name
Wrote  : </data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd> 
# current_bd_design $jbd_name
# set_property target_language VHDL [current_project]
# import_files -force /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/top.v
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_bram
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/adc16_interface
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'tx_packet_fifo'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_packet_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'cpu_buffer' (customized with software release 2016.1) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'cpu_buffer' (customized with software release 2016.1) has a different revision in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'rx_packet_fifo_dist'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'rx_packet_fifo_dist' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'rx_packet_fifo_dist' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'tx_fifo_ext'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'tx_fifo_ext' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_fifo_ext' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'rx_packet_ctrl_fifo'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'rx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'rx_packet_ctrl_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'arp_cache' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'arp_cache' (customized with software release 2016.1) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'arp_cache' (customized with software release 2016.1) has a different revision in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'rx_packet_fifo_bram'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'rx_packet_fifo_bram' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'rx_packet_fifo_bram' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'tx_packet_ctrl_fifo'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'tx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_packet_ctrl_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_phy/tengbaser_phy.v
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_phy/ten_gig_pcs_pma_5.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'ten_gig_pcs_pma_5'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'ten_gig_pcs_pma_5' is locked:
* IP definition '10G Ethernet PCS/PMA (10GBASE-R/KR) (5.0)' for IP 'ten_gig_pcs_pma_5' (customized with software release 2014.4) has a newer major version in the IP Catalog. * Current project part 'xc7k160tffg676-2' and the part 'xc7vx690tffg1930-2' used to customize the IP 'ten_gig_pcs_pma_5' do not match.
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/infrastructure
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
# import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/sys_block
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/sysgen" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/sysgen'.
# create_ip -name snap_hdl_pfb_v2 -vendor User_Company -library SysGen -version 1.0 -module_name snap_hdl_pfb_v2_ip
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/sysgen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
# import_files -force -fileset constrs_1 /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/microblaze_wb/microblaze_wb.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2021.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7k160tffg676-2
## }
## variable design_name
## set design_name snap_bd
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <snap_bd>...
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "snap_bd".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_hwicap:3.0\
## xilinx.com:ip:axi_quad_spi:3.2\
## peralex.com:user:axi_slave_wishbone_classic_master:1.0\
## xilinx.com:ip:axi_timebase_wdt:3.0\
## xilinx.com:ip:axi_timer:2.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:microblaze:11.0\
## xilinx.com:ip:axi_intc:4.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:xadc_wiz:3.3\
## xilinx.com:ip:xlconcat:2.1\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_hwicap:3.0 xilinx.com:ip:axi_quad_spi:3.2 peralex.com:user:axi_slave_wishbone_classic_master:1.0 xilinx.com:ip:axi_timebase_wdt:3.0 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:microblaze:11.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:lmb_bram_if_cntlr:4.0 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:blk_mem_gen:8.4  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
## 
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -from 0 -to 0 -type rst LMB_Rst
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $dlmb_bram_if_cntlr
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $ilmb_bram_if_cntlr
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [ list \
##    CONFIG.EN_SAFETY_CKT {false} \
##    CONFIG.Enable_B {Use_ENB_Pin} \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##    CONFIG.Port_B_Clock {100} \
##    CONFIG.Port_B_Enable_Rate {100} \
##    CONFIG.Port_B_Write_Rate {50} \
##    CONFIG.Use_RSTB_Pin {true} \
##    CONFIG.use_bram_block {BRAM_Controller} \
##  ] $lmb_bram
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
##   connect_bd_net -net microblaze_0_LMB_Rst [get_bd_pins LMB_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set UART [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART ]
## 
##   set spi_rtl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi_rtl ]
## 
## 
##   # Create ports
##   set ACK_I [ create_bd_port -dir I ACK_I ]
##   set ADR_O [ create_bd_port -dir O -from 19 -to 0 ADR_O ]
##   set CYC_O [ create_bd_port -dir O CYC_O ]
##   set Clk [ create_bd_port -dir I -type clk -freq_hz 100000000 Clk ]
##   set DAT_I [ create_bd_port -dir I -from 31 -to 0 DAT_I ]
##   set DAT_O [ create_bd_port -dir O -from 31 -to 0 DAT_O ]
##   set RST_O [ create_bd_port -dir O RST_O ]
##   set Reset [ create_bd_port -dir I -type rst Reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $Reset
##   set SEL_O [ create_bd_port -dir O -from 3 -to 0 SEL_O ]
##   set STB_O [ create_bd_port -dir O STB_O ]
##   set WE_O [ create_bd_port -dir O WE_O ]
##   set dcm_locked [ create_bd_port -dir I dcm_locked ]
##   set ext_intr [ create_bd_port -dir I -type intr ext_intr ]
## 
##   # Create instance: axi_hwicap_0, and set properties
##   set axi_hwicap_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0 ]
##   set_property -dict [ list \
##    CONFIG.C_FAMILY {virtex7} \
##    CONFIG.C_ICAP_EXTERNAL {0} \
##    CONFIG.C_INCLUDE_STARTUP {0} \
##    CONFIG.C_MODE {0} \
##    CONFIG.C_OPERATION {1} \
##  ] $axi_hwicap_0
## 
##   # Create instance: axi_quad_spi_0, and set properties
##   set axi_quad_spi_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0 ]
##   set_property -dict [ list \
##    CONFIG.C_SCK_RATIO {2} \
##    CONFIG.C_SPI_MEMORY {2} \
##    CONFIG.C_SPI_MODE {2} \
##  ] $axi_quad_spi_0
## 
##   # Create instance: axi_slave_wishbone_classic_master_0, and set properties
##   set axi_slave_wishbone_classic_master_0 [ create_bd_cell -type ip -vlnv peralex.com:user:axi_slave_wishbone_classic_master:1.0 axi_slave_wishbone_classic_master_0 ]
## 
##   # Create instance: axi_timebase_wdt_0, and set properties
##   set axi_timebase_wdt_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timebase_wdt:3.0 axi_timebase_wdt_0 ]
##   set_property -dict [ list \
##    CONFIG.C_WDT_INTERVAL {29} \
##  ] $axi_timebase_wdt_0
## 
##   # Create instance: axi_timer_0, and set properties
##   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
##   set_property -dict [ list \
##    CONFIG.C_BAUDRATE {115200} \
##  ] $axi_uartlite_0
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
##   set_property -dict [ list \
##    CONFIG.C_USE_UART {0} \
##  ] $mdm_1
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
##   set_property -dict [ list \
##    CONFIG.C_DEBUG_ENABLED {1} \
##    CONFIG.C_D_AXI {1} \
##    CONFIG.C_D_LMB {1} \
##    CONFIG.C_ICACHE_BASEADDR {0x0000000000000000} \
##    CONFIG.C_ICACHE_HIGHADDR {0x000000003FFFFFFF} \
##    CONFIG.C_I_LMB {1} \
##  ] $microblaze_0
## 
##   # Create instance: microblaze_0_axi_intc, and set properties
##   set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]
##   set_property -dict [ list \
##    CONFIG.C_HAS_FAST {1} \
##    CONFIG.C_PROCESSOR_CLK_FREQ_MHZ {100} \
##    CONFIG.C_S_AXI_ACLK_FREQ_MHZ {100} \
##  ] $microblaze_0_axi_intc
## 
##   # Create instance: microblaze_0_axi_periph, and set properties
##   set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {8} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $microblaze_0_axi_periph
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: rst_Clk_100M, and set properties
##   set rst_Clk_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_Clk_100M ]
##   set_property -dict [ list \
##    CONFIG.C_AUX_RESET_HIGH {1} \
##    CONFIG.C_AUX_RST_WIDTH {1} \
##  ] $rst_Clk_100M
## 
##   # Create instance: xadc_wiz_0, and set properties
##   set xadc_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0 ]
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {6} \
##  ] $xlconcat_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_quad_spi_0_SPI_0 [get_bd_intf_ports spi_rtl] [get_bd_intf_pins axi_quad_spi_0/SPI_0]
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports UART] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_axi_dp [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_timebase_wdt_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_slave_wishbone_classic_master_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M05_AXI [get_bd_intf_pins axi_quad_spi_0/AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M06_AXI [get_bd_intf_pins microblaze_0_axi_periph/M06_AXI] [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M07_AXI [get_bd_intf_pins axi_hwicap_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M07_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
##   connect_bd_intf_net -intf_net microblaze_0_intc_axi [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]
## 
##   # Create port connections
##   connect_bd_net -net ACK_I_1 [get_bd_ports ACK_I] [get_bd_pins axi_slave_wishbone_classic_master_0/ACK_I]
##   connect_bd_net -net DAT_I_1 [get_bd_ports DAT_I] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_I]
##   connect_bd_net -net Reset_1 [get_bd_ports Reset] [get_bd_pins rst_Clk_100M/ext_reset_in]
##   connect_bd_net -net axi_hwicap_0_ip2intc_irpt [get_bd_pins axi_hwicap_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In4]
##   connect_bd_net -net axi_quad_spi_0_eos [get_bd_pins axi_hwicap_0/eos_in] [get_bd_pins axi_quad_spi_0/eos]
##   connect_bd_net -net axi_quad_spi_0_ip2intc_irpt [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_ADR_O [get_bd_ports ADR_O] [get_bd_pins axi_slave_wishbone_classic_master_0/ADR_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_CYC_O [get_bd_ports CYC_O] [get_bd_pins axi_slave_wishbone_classic_master_0/CYC_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_DAT_O [get_bd_ports DAT_O] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_RST_O [get_bd_ports RST_O] [get_bd_pins axi_slave_wishbone_classic_master_0/RST_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_SEL_O [get_bd_ports SEL_O] [get_bd_pins axi_slave_wishbone_classic_master_0/SEL_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_STB_O [get_bd_ports STB_O] [get_bd_pins axi_slave_wishbone_classic_master_0/STB_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_WE_O [get_bd_ports WE_O] [get_bd_pins axi_slave_wishbone_classic_master_0/WE_O]
##   connect_bd_net -net axi_timebase_wdt_0_wdt_reset [get_bd_pins axi_timebase_wdt_0/wdt_reset] [get_bd_pins rst_Clk_100M/aux_reset_in]
##   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net dcm_locked_1 [get_bd_ports dcm_locked] [get_bd_pins rst_Clk_100M/dcm_locked]
##   connect_bd_net -net ext_intr_1 [get_bd_ports ext_intr] [get_bd_pins xlconcat_0/In5]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_Clk_100M/mb_debug_sys_rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_ports Clk] [get_bd_pins axi_hwicap_0/icap_clk] [get_bd_pins axi_hwicap_0/s_axi_aclk] [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ACLK] [get_bd_pins axi_timebase_wdt_0/s_axi_aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/M05_ACLK] [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins microblaze_0_axi_periph/M07_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_Clk_100M/slowest_sync_clk] [get_bd_pins xadc_wiz_0/s_axi_aclk]
##   connect_bd_net -net rst_Clk_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/LMB_Rst] [get_bd_pins rst_Clk_100M/bus_struct_reset]
##   connect_bd_net -net rst_Clk_100M_interconnect_aresetn [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_Clk_100M/interconnect_aresetn]
##   connect_bd_net -net rst_Clk_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins rst_Clk_100M/mb_reset]
##   connect_bd_net -net rst_Clk_100M_peripheral_aresetn [get_bd_pins axi_hwicap_0/s_axi_aresetn] [get_bd_pins axi_quad_spi_0/s_axi_aresetn] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ARESETN] [get_bd_pins axi_timebase_wdt_0/s_axi_aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/M05_ARESETN] [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins microblaze_0_axi_periph/M07_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_Clk_100M/peripheral_aresetn] [get_bd_pins xadc_wiz_0/s_axi_aresetn]
##   connect_bd_net -net xadc_wiz_0_ip2intc_irpt [get_bd_pins xadc_wiz_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In3]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins xlconcat_0/dout]
## 
##   # Create address segments
##   assign_bd_address -offset 0x40200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_hwicap_0/S_AXI_LITE/Reg] -force
##   assign_bd_address -offset 0x44A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_quad_spi_0/AXI_LITE/Reg] -force
##   assign_bd_address -offset 0x44C00000 -range 0x00400000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_slave_wishbone_classic_master_0/S_AXI/reg0] -force
##   assign_bd_address -offset 0x41A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timebase_wdt_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x41C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
##   assign_bd_address -offset 0x00000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
##   assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] -force
##   assign_bd_address -offset 0x44A10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs xadc_wiz_0/s_axi_lite/Reg] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1753] The name 'axi_slave_wishbone_classic_master_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/eos> is being overridden by the user with net <axi_quad_spi_0_eos>. This pin will not be connected as a part of interface connection <STARTUP_IO>.
Slave segment '/axi_hwicap_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4020_0000 [ 64K ]>.
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
Slave segment '/axi_slave_wishbone_classic_master_0/S_AXI/reg0' is being assigned into address space '/microblaze_0/Data' at <0x44C0_0000 [ 4M ]>.
Slave segment '/axi_timebase_wdt_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x41A0_0000 [ 64K ]>.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x41C0_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Data' at <0x0000_0000 [ 128K ]>.
Slave segment '/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Instruction' at <0x0000_0000 [ 128K ]>.
Slave segment '/microblaze_0_axi_intc/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A1_0000 [ 64K ]>.
Wrote  : </data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd> 
## common::send_gid_msg -ssname BD::TCL -id 2053 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD::TCL 103-2053] This Tcl script was generated from a block design that has not been validated. It is possible that design <snap_bd> may result in errors during validation.
# save_bd_design
# validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_MHZ(100) on '/microblaze_0_axi_intc' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROCESSOR_CLK_FREQ_MHZ(100) on '/microblaze_0_axi_intc' with propagated value(100.0). Command ignored
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd]
INFO: [BD 41-1662] The design 'snap_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd> 
VHDL Output written to : /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd
VHDL Output written to : /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/sim/snap_bd.vhd
VHDL Output written to : /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_wishbone_classic_master_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_Clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_auto_pc_0/snap_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
Exporting to file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/hw_handoff/snap_bd.hwh
Generated Block Design Tcl file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/hw_handoff/snap_bd_bd.tcl
Generated Hardware Definition File /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.hwdef
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd
INFO: [Project 1-1716] Could not find the wrapper file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd, adding it to Project
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ten_gig_pcs_pma_5'...
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_packet_fifo_dist'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_packet_fifo_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_packet_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tx_fifo_ext'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'arp_cache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tx_packet_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'snap_hdl_pfb_v2_ip'...
[Mon Apr 17 12:15:44 2023] Launched tx_packet_fifo_synth_1, cpu_buffer_synth_1, rx_packet_fifo_dist_synth_1, rx_packet_fifo_bram_synth_1, tx_fifo_ext_synth_1, ten_gig_pcs_pma_5_synth_1, tx_packet_ctrl_fifo_synth_1, rx_packet_ctrl_fifo_synth_1, arp_cache_synth_1, snap_hdl_pfb_v2_ip_synth_1, snap_bd_axi_hwicap_0_0_synth_1, snap_bd_axi_timer_0_0_synth_1, snap_bd_axi_slave_wishbone_classic_master_0_0_synth_1, snap_bd_axi_quad_spi_0_0_synth_1, snap_bd_axi_timebase_wdt_0_0_synth_1, snap_bd_axi_uartlite_0_0_synth_1, snap_bd_mdm_1_0_synth_1, snap_bd_microblaze_0_0_synth_1, snap_bd_microblaze_0_axi_intc_0_synth_1, snap_bd_xadc_wiz_0_0_synth_1, snap_bd_rst_Clk_100M_0_synth_1, snap_bd_lmb_bram_0_synth_1, snap_bd_ilmb_v10_0_synth_1, snap_bd_ilmb_bram_if_cntlr_0_synth_1, snap_bd_dlmb_v10_0_synth_1, snap_bd_xbar_0_synth_1, snap_bd_dlmb_bram_if_cntlr_0_synth_1, snap_bd_auto_pc_0_synth_1...
Run output will be captured here:
tx_packet_fifo_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/tx_packet_fifo_synth_1/runme.log
cpu_buffer_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/cpu_buffer_synth_1/runme.log
rx_packet_fifo_dist_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/rx_packet_fifo_dist_synth_1/runme.log
rx_packet_fifo_bram_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/rx_packet_fifo_bram_synth_1/runme.log
tx_fifo_ext_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/tx_fifo_ext_synth_1/runme.log
ten_gig_pcs_pma_5_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/ten_gig_pcs_pma_5_synth_1/runme.log
tx_packet_ctrl_fifo_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/tx_packet_ctrl_fifo_synth_1/runme.log
rx_packet_ctrl_fifo_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/rx_packet_ctrl_fifo_synth_1/runme.log
arp_cache_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/arp_cache_synth_1/runme.log
snap_hdl_pfb_v2_ip_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_hdl_pfb_v2_ip_synth_1/runme.log
snap_bd_axi_hwicap_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_axi_hwicap_0_0_synth_1/runme.log
snap_bd_axi_timer_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_axi_timer_0_0_synth_1/runme.log
snap_bd_axi_slave_wishbone_classic_master_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_axi_slave_wishbone_classic_master_0_0_synth_1/runme.log
snap_bd_axi_quad_spi_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_axi_quad_spi_0_0_synth_1/runme.log
snap_bd_axi_timebase_wdt_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_axi_timebase_wdt_0_0_synth_1/runme.log
snap_bd_axi_uartlite_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_axi_uartlite_0_0_synth_1/runme.log
snap_bd_mdm_1_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_mdm_1_0_synth_1/runme.log
snap_bd_microblaze_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_microblaze_0_0_synth_1/runme.log
snap_bd_microblaze_0_axi_intc_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_microblaze_0_axi_intc_0_synth_1/runme.log
snap_bd_xadc_wiz_0_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_xadc_wiz_0_0_synth_1/runme.log
snap_bd_rst_Clk_100M_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_rst_Clk_100M_0_synth_1/runme.log
snap_bd_lmb_bram_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_lmb_bram_0_synth_1/runme.log
snap_bd_ilmb_v10_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_ilmb_v10_0_synth_1/runme.log
snap_bd_ilmb_bram_if_cntlr_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_ilmb_bram_if_cntlr_0_synth_1/runme.log
snap_bd_dlmb_v10_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_dlmb_v10_0_synth_1/runme.log
snap_bd_xbar_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_xbar_0_synth_1/runme.log
snap_bd_dlmb_bram_if_cntlr_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
snap_bd_auto_pc_0_synth_1: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/snap_bd_auto_pc_0_synth_1/runme.log
[Mon Apr 17 12:15:44 2023] Launched synth_1...
Run output will be captured here: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.535 ; gain = 128.062 ; free physical = 2210 ; free virtual = 9023
# wait_on_run synth_1
[Mon Apr 17 12:15:44 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/sysgen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top top -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3994782
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2578.035 ; gain = 0.000 ; free physical = 4479 ; free virtual = 8065
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'wb_bram' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 6 - type: integer 
	Parameter USER_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 1024 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter WIDTHA bound to: 64 - type: integer 
	Parameter SIZEA bound to: 512 - type: integer 
	Parameter ADDRWIDTHA bound to: 9 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asym_ram_tdp' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 1024 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter WIDTHA bound to: 64 - type: integer 
	Parameter SIZEA bound to: 512 - type: integer 
	Parameter ADDRWIDTHA bound to: 9 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
Info : Asymmetric Ram write pattern identified
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'asym_ram_tdp' (1#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper' (2#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram' (3#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter USE_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:126]
INFO: [Synth 8-113] binding component instance 'OBUF_SDR' to cell 'OBUF' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (4#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'snap_hdl_pfb_v2_led' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:353]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'snap_hdl_pfb_v2_led' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:353]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'snap_hdl_pfb_v2_led' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:353]
WARNING: [Synth 8-7023] instance 'snap_hdl_pfb_v2_led' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:353]
INFO: [Synth 8-6157] synthesizing module 'lmx2581_controller' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:98]
INFO: [Synth 8-6155] done synthesizing module 'lmx2581_controller' (5#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:1]
INFO: [Synth 8-638] synthesizing module 'snap_bd' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3077]
INFO: [Synth 8-3491] module 'snap_bd_axi_hwicap_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_hwicap_0_0_stub.vhdl:5' bound to instance 'axi_hwicap_0' of component 'snap_bd_axi_hwicap_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3778]
INFO: [Synth 8-638] synthesizing module 'snap_bd_axi_hwicap_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_hwicap_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'snap_bd_axi_quad_spi_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'snap_bd_axi_quad_spi_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3803]
INFO: [Synth 8-638] synthesizing module 'snap_bd_axi_quad_spi_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'snap_bd_axi_slave_wishbone_classic_master_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_slave_wishbone_classic_master_0_0_stub.vhdl:5' bound to instance 'axi_slave_wishbone_classic_master_0' of component 'snap_bd_axi_slave_wishbone_classic_master_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3846]
INFO: [Synth 8-638] synthesizing module 'snap_bd_axi_slave_wishbone_classic_master_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_slave_wishbone_classic_master_0_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'snap_bd_axi_timebase_wdt_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_timebase_wdt_0_0_stub.vhdl:5' bound to instance 'axi_timebase_wdt_0' of component 'snap_bd_axi_timebase_wdt_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3904]
INFO: [Synth 8-638] synthesizing module 'snap_bd_axi_timebase_wdt_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_timebase_wdt_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'snap_bd_axi_timer_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'snap_bd_axi_timer_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3930]
INFO: [Synth 8-638] synthesizing module 'snap_bd_axi_timer_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'snap_bd_axi_uartlite_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'snap_bd_axi_uartlite_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3959]
INFO: [Synth 8-638] synthesizing module 'snap_bd_axi_uartlite_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'snap_bd_mdm_1_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'snap_bd_mdm_1_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3984]
INFO: [Synth 8-638] synthesizing module 'snap_bd_mdm_1_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'snap_bd_microblaze_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'snap_bd_microblaze_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3997]
INFO: [Synth 8-638] synthesizing module 'snap_bd_microblaze_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'snap_bd_microblaze_0_axi_intc_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'snap_bd_microblaze_0_axi_intc_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:4083]
INFO: [Synth 8-638] synthesizing module 'snap_bd_microblaze_0_axi_intc_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'snap_bd_microblaze_0_axi_periph_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_107D7LC' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_107D7LC' (6#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1MKIR7' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1MKIR7' (7#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_NXT8QF' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_NXT8QF' (8#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1M8FX2S' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:380]
INFO: [Synth 8-3491] module 'snap_bd_auto_pc_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'snap_bd_auto_pc_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:554]
INFO: [Synth 8-638] synthesizing module 'snap_bd_auto_pc_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1M8FX2S' (9#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1UZT1TR' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1UZT1TR' (10#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:661]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_WYZK1O' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_WYZK1O' (11#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:762]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_ACOIWO' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_ACOIWO' (12#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:863]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_197AEIJ' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:964]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_197AEIJ' (13#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:964]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1GMTKC' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1621]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1GMTKC' (14#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1621]
INFO: [Synth 8-3491] module 'snap_bd_xbar_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'snap_bd_xbar_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:2867]
INFO: [Synth 8-638] synthesizing module 'snap_bd_xbar_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'snap_bd_microblaze_0_axi_periph_0' (15#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_9AD6VK' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1048]
INFO: [Synth 8-3491] module 'snap_bd_dlmb_bram_if_cntlr_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'snap_bd_dlmb_bram_if_cntlr_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1258]
INFO: [Synth 8-638] synthesizing module 'snap_bd_dlmb_bram_if_cntlr_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'snap_bd_dlmb_v10_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'snap_bd_dlmb_v10_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1312]
INFO: [Synth 8-638] synthesizing module 'snap_bd_dlmb_v10_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'snap_bd_ilmb_bram_if_cntlr_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'snap_bd_ilmb_bram_if_cntlr_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1340]
INFO: [Synth 8-638] synthesizing module 'snap_bd_ilmb_bram_if_cntlr_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'snap_bd_ilmb_v10_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'snap_bd_ilmb_v10_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1394]
INFO: [Synth 8-638] synthesizing module 'snap_bd_ilmb_v10_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'snap_bd_lmb_bram_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'snap_bd_lmb_bram_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'snap_bd_lmb_bram_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_9AD6VK' (16#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:1048]
INFO: [Synth 8-3491] module 'snap_bd_rst_Clk_100M_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_rst_Clk_100M_0_stub.vhdl:5' bound to instance 'rst_Clk_100M' of component 'snap_bd_rst_Clk_100M_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'snap_bd_rst_Clk_100M_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_rst_Clk_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'snap_bd_xadc_wiz_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'snap_bd_xadc_wiz_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:4345]
INFO: [Synth 8-638] synthesizing module 'snap_bd_xadc_wiz_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_bd_xadc_wiz_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'snap_bd_xlconcat_0_0' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xlconcat_0_0/synth/snap_bd_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'snap_bd_xlconcat_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:4379]
INFO: [Synth 8-6157] synthesizing module 'snap_bd_xlconcat_0_0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xlconcat_0_0/synth/snap_bd_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (17#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'snap_bd_xlconcat_0_0' (18#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xlconcat_0_0/synth/snap_bd_xlconcat_0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'snap_bd' (19#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd:3077]
WARNING: [Synth 8-689] width (32) of port connection 'ADR_O' does not match port width (20) of module 'snap_bd' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:386]
INFO: [Synth 8-638] synthesizing module 'snap_hdl_pfb_v2_ip' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/snap_hdl_pfb_v2_ip_stub.vhdl:62]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (20#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'snap_infrastructure' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/infrastructure/snap_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (21#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 270.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (22#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (23#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (24#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'snap_infrastructure' (25#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/infrastructure/snap_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_bram__parameterized0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 5 - type: integer 
	Parameter USER_ADDR_BITS bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper__parameterized0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 1024 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter SIZEA bound to: 1024 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sym_ram_tdp' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:7]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDRWIDTH bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sym_ram_tdp' (26#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper__parameterized0' (26#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram__parameterized0' (26#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-638] synthesizing module 'adc16_interface' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:90]
	Parameter G_ZDOK_REV bound to: 2 - type: integer 
	Parameter G_NUM_CLOCKS bound to: 1 - type: integer 
	Parameter G_NUM_UNITS bound to: 3 - type: integer 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_MMCM' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:9' bound to instance 'adc_mmcm_0' of component 'ADC_MMCM' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ADC_MMCM' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:34]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLOCK_HOLD bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-3491] module 'MMCM_ADV' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60695' bound to instance 'mmcm_adv_inst' of component 'MMCM_ADV' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:157]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60695]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLOCK_HOLD bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (27#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60695]
INFO: [Synth 8-256] done synthesizing module 'ADC_MMCM' (28#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:34]
INFO: [Synth 8-3491] module 'BUFG' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'line_clk_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:274]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (29#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_SERIES bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'adc_unit' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:9' bound to instance 'adc_unit_inst' of component 'adc_unit' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:446]
INFO: [Synth 8-638] synthesizing module 'adc_unit' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:41]
	Parameter G_SERIES bound to: 7SERIES - type: string 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:30]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: 0 - type: bool 
	Parameter DYN_CLK_INV_EN bound to: 0 - type: bool 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: 0 - type: bool 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-3491] module 'ISERDESE2' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58568' bound to instance 'iserdes_m_inst' of component 'ISERDESE2' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:206]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58568]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: 0 - type: bool 
	Parameter DYN_CLK_INV_EN bound to: 0 - type: bool 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: 0 - type: bool 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (30#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58568]
INFO: [Synth 8-256] done synthesizing module 'ADC_ISERDES_7series' (31#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:30]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (32#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'adc_unit' (33#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:41]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_SERIES bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'adc_unit' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:9' bound to instance 'adc_unit_inst' of component 'adc_unit' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:446]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_SERIES bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'adc_unit' declared at '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:9' bound to instance 'adc_unit_inst' of component 'adc_unit' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'adc16_interface' (34#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:90]
WARNING: [Synth 8-7071] port 'd1' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'd2' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'd3' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'd4' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'e1' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'e2' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'e3' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'e4' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'f1' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'f2' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'f3' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'f4' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'g1' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'g2' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'g3' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'g4' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'h1' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'h2' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'h3' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7071] port 'h4' of module 'adc16_interface' is unconnected for instance 'snap_hdl_pfb_v2_snap_adc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
WARNING: [Synth 8-7023] instance 'snap_hdl_pfb_v2_snap_adc' of module 'adc16_interface' has 53 connections declared, but only 33 given [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:611]
INFO: [Synth 8-6157] synthesizing module 'wb_adc16_controller' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_controller.v:7]
	Parameter G_ROACH2_REV bound to: 0 - type: integer 
	Parameter G_ZDOK_REV bound to: 2 - type: integer 
	Parameter G_NUM_UNITS bound to: 3 - type: integer 
	Parameter G_NUM_SDATA_LINES bound to: 3 - type: integer 
	Parameter G_NUM_SCLK_LINES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_adc16_onehot_encoder' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:1]
	Parameter N_CHIPS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_adc16_onehot_encoder' (35#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_adc16_controller' (36#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_controller.v:7]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
	Parameter INIT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink' (37#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_register_simulink2ppc' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_simulink2ppc' (38#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink_sync' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink_sync/wb_register_ppc2simulink_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink_sync' (39#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink_sync/wb_register_ppc2simulink_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'sys_block' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
	Parameter BOARD_ID bound to: 12 - type: integer 
	Parameter REV_MAJ bound to: 12 - type: integer 
	Parameter REV_MIN bound to: 0 - type: integer 
	Parameter REV_RCS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sys_block' (40#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'kat_ten_gb_eth' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/kat_ten_gb_eth.v:2]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: -1062730476 - type: integer 
	Parameter FABRIC_PORT bound to: 10000 - type: integer 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1 - type: integer 
	Parameter CPU_RX_ENABLE bound to: 1 - type: integer 
	Parameter RX_DIST_RAM bound to: 0 - type: integer 
	Parameter LARGE_PACKETS bound to: 1 - type: integer 
	Parameter TTL bound to: 255 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_UCB' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:99]
data -  crc -  -  - 
INFO: [Synth 8-226] default block is never used [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:749]
INFO: [Synth 8-226] default block is never used [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:754]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_UCB' (41#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:99]
INFO: [Synth 8-6157] synthesizing module 'wb_attach' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/wb_attach.v:2]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: -1062730476 - type: integer 
	Parameter FABRIC_PORT bound to: 10000 - type: integer 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 0 - type: integer 
	Parameter MC_RECV_IP bound to: -1 - type: integer 
	Parameter MC_RECV_IP_MASK bound to: -1 - type: integer 
	Parameter PREEMPHASIS bound to: 4'b0100 
	Parameter POSTEMPHASIS bound to: 5'b00000 
	Parameter DIFFCTRL bound to: 4'b1010 
	Parameter RXEQMIX bound to: 3'b111 
	Parameter CPU_TX_ENABLE bound to: 1 - type: integer 
	Parameter CPU_RX_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_attach' (42#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/wb_attach.v:2]
INFO: [Synth 8-6157] synthesizing module 'tge_tx' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_tx.v:2]
	Parameter CPU_ENABLE bound to: 1 - type: integer 
	Parameter LARGE_PACKETS bound to: 1 - type: integer 
	Parameter TTL bound to: 255 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_fifo_ext' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/tx_fifo_ext_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'cpu_buffer' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'tx_packet_fifo' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/tx_packet_fifo_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'tx_packet_ctrl_fifo' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/tx_packet_ctrl_fifo_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/arp_cache_stub.vhdl:21]
INFO: [Synth 8-155] case statement is not full and has no default [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_tx.v:386]
INFO: [Synth 8-6155] done synthesizing module 'tge_tx' (43#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'tge_rx' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:2]
	Parameter CPU_ENABLE bound to: 1 - type: integer 
	Parameter USE_DISTRIBUTED_RAM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_packet_fifo_bram' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/rx_packet_fifo_bram_stub.vhdl:21]
INFO: [Synth 8-155] case statement is not full and has no default [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:113]
INFO: [Synth 8-251] tge_rx_cpu: got good frame, waiting for buffer to become available [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:328]
INFO: [Synth 8-251] tge_rx_cpu: buffer free, swapping now [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:337]
INFO: [Synth 8-638] synthesizing module 'rx_packet_ctrl_fifo' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/rx_packet_ctrl_fifo_stub.vhdl:21]
INFO: [Synth 8-155] case statement is not full and has no default [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:498]
INFO: [Synth 8-6155] done synthesizing module 'tge_rx' (44#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/kat_ten_gb_eth.v:345]
INFO: [Synth 8-6155] done synthesizing module 'kat_ten_gb_eth' (45#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/kat_ten_gb_eth.v:2]
WARNING: [Synth 8-7071] port 'cpu_int' of module 'kat_ten_gb_eth' is unconnected for instance 'snap_hdl_pfb_v2_ten_gbe' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:901]
WARNING: [Synth 8-7023] instance 'snap_hdl_pfb_v2_ten_gbe' of module 'kat_ten_gb_eth' has 44 connections declared, but only 43 given [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:901]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_infrastructure' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/tengbaser_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_support' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/tengbaser_support.v:61]
	Parameter USE_GTH bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ten_gig_pcs_pma_5_gt_common' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_5_gt_common.v:58]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter USE_GTH bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:37796]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (46#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:37796]
INFO: [Synth 8-6155] done synthesizing module 'ten_gig_pcs_pma_5_gt_common' (47#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_5_gt_common.v:58]
INFO: [Synth 8-6157] synthesizing module 'ten_gig_pcs_pma_5_shared_clock_and_reset' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:4]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51811]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (48#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51811]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (49#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60083]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (50#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60083]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'clkgen_i' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
WARNING: [Synth 8-7023] instance 'clkgen_i' of module 'MMCME2_BASE' has 18 connections declared, but only 8 given [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:78]
INFO: [Synth 8-6157] synthesizing module 'ten_gig_pcs_pma_5_ff_synchronizer_rst2' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_5_ff_synchronizer_rst2.v:61]
	Parameter C_NUM_SYNC_REGS bound to: 4 - type: integer 
	Parameter C_RVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ten_gig_pcs_pma_5_ff_synchronizer_rst2' (51#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_5_ff_synchronizer_rst2.v:61]
INFO: [Synth 8-6157] synthesizing module 'ten_gig_pcs_pma_5_ff_synchronizer_rst2__parameterized0' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_5_ff_synchronizer_rst2.v:61]
	Parameter C_NUM_SYNC_REGS bound to: 4 - type: integer 
	Parameter C_RVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ten_gig_pcs_pma_5_ff_synchronizer_rst2__parameterized0' (51#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_5_ff_synchronizer_rst2.v:61]
INFO: [Synth 8-6155] done synthesizing module 'ten_gig_pcs_pma_5_shared_clock_and_reset' (52#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/ten_gig_pcs_pma_shared_clock_and_reset.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_support' (53#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/tengbaser_support.v:61]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (54#1) [/data/Tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_infrastructure' (55#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure/tengbaser_infrastructure.v:1]
WARNING: [Synth 8-7071] port 'qpllreset' of module 'tengbaser_infrastructure' is unconnected for instance 'tengbaser_infra0_inst' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:948]
WARNING: [Synth 8-7023] instance 'tengbaser_infra0_inst' of module 'tengbaser_infrastructure' has 18 connections declared, but only 17 given [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:948]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_phy/tengbaser_phy.v:1]
INFO: [Synth 8-638] synthesizing module 'ten_gig_pcs_pma_5' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/.Xil/Vivado-3994770-panoseti/realtime/ten_gig_pcs_pma_5_stub.vhdl:58]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy' (56#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/tengbaser_phy/tengbaser_phy.v:1]
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 19 - type: integer 
	Parameter SLAVE_ADDR bound to: 608'b00000000000000010101000101001100000000000000000101010001001011000000000000000001010100010010100000000000000000010101000100100100000000000000000101010001001000000000000000000001010100010001110000000000000000010101000100011000000000000000000101010001000101000000000000000001010100010001000000000000000000010101000100001100000000000000000101010001000010000000000000000001010100010000010000000000000000010100000100000100000000000000000100110001000001000000000000000001001000010000010000000000000000010010000000000100000000000000000100100000000000000000000000000001000100000000000000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 608'b00000000000000100100000101001011000000000000000101010001010010110000000000000001010100010010101100000000000000010101000100100111000000000000000101010001001000110000000000000001010100010001111100000000000000010101000100011011000000000000000101010001000101110000000000000001010100010001001100000000000000010101000100001111000000000000000101010001000010110000000000000001010100010000011100000000000000010101000100000011000000000000000101000001000000110000000000000001001100010000001100000000000000010010000100000011000000000000000100100000000000110000000000000001000111111111111100000000000000010000111111111111 
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timeout' [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timeout' (57#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter' (58#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (59#1) [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/snap_hdl_pfb_v2/top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2578.035 ; gain = 0.000 ; free physical = 4690 ; free virtual = 8278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.035 ; gain = 0.000 ; free physical = 4703 ; free virtual = 8291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.035 ; gain = 0.000 ; free physical = 4703 ; free virtual = 8291
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2578.035 ; gain = 0.000 ; free physical = 4688 ; free virtual = 8277
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_hwicap_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_hwicap_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_quad_spi_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_quad_spi_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_slave_wishbone_classic_master_0_0/snap_bd_axi_slave_wishbone_classic_master_0_0/snap_bd_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_slave_wishbone_classic_master_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_slave_wishbone_classic_master_0_0/snap_bd_axi_slave_wishbone_classic_master_0_0/snap_bd_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_slave_wishbone_classic_master_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_timebase_wdt_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_timebase_wdt_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_timer_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_timer_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_uartlite_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0_in_context.xdc] for cell 'snap_bd_inst/axi_uartlite_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_mdm_1_0/snap_bd_mdm_1_0/snap_bd_mdm_1_0_in_context.xdc] for cell 'snap_bd_inst/mdm_1'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_mdm_1_0/snap_bd_mdm_1_0/snap_bd_mdm_1_0_in_context.xdc] for cell 'snap_bd_inst/mdm_1'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_axi_intc'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_axi_intc'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xbar_0/snap_bd_xbar_0/snap_bd_xbar_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xbar_0/snap_bd_xbar_0/snap_bd_xbar_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_axi_periph/xbar'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_auto_pc_0/snap_bd_auto_pc_0/snap_bd_auto_pc_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_auto_pc_0/snap_bd_auto_pc_0/snap_bd_auto_pc_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_dlmb_bram_if_cntlr_0/snap_bd_dlmb_bram_if_cntlr_0/snap_bd_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_dlmb_bram_if_cntlr_0/snap_bd_dlmb_bram_if_cntlr_0/snap_bd_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_dlmb_v10_0/snap_bd_dlmb_v10_0/snap_bd_ilmb_v10_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_dlmb_v10_0/snap_bd_dlmb_v10_0/snap_bd_ilmb_v10_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_ilmb_bram_if_cntlr_0/snap_bd_ilmb_bram_if_cntlr_0/snap_bd_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_ilmb_bram_if_cntlr_0/snap_bd_ilmb_bram_if_cntlr_0/snap_bd_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_ilmb_v10_0/snap_bd_ilmb_v10_0/snap_bd_ilmb_v10_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_ilmb_v10_0/snap_bd_ilmb_v10_0/snap_bd_ilmb_v10_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_lmb_bram_0/snap_bd_lmb_bram_0/snap_bd_lmb_bram_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_lmb_bram_0/snap_bd_lmb_bram_0/snap_bd_lmb_bram_0_in_context.xdc] for cell 'snap_bd_inst/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0_in_context.xdc] for cell 'snap_bd_inst/rst_Clk_100M'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0_in_context.xdc] for cell 'snap_bd_inst/rst_Clk_100M'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0_in_context.xdc] for cell 'snap_bd_inst/xadc_wiz_0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0_in_context.xdc] for cell 'snap_bd_inst/xadc_wiz_0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo/tx_packet_fifo_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo/tx_packet_fifo_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram/rx_packet_fifo_bram_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram/rx_packet_fifo_bram_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/ten_gig_pcs_pma_5/ten_gig_pcs_pma_5_in_context.xdc] for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/ten_gig_pcs_pma_5/ten_gig_pcs_pma_5_in_context.xdc] for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/arp_cache/arp_cache/arp_cache_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/arp_cache_inst'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/arp_cache/arp_cache/arp_cache_in_context.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/arp_cache_inst'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/snap_hdl_pfb_v2_ip/snap_hdl_pfb_v2_ip/snap_hdl_pfb_v2_ip_in_context.xdc] for cell 'snap_hdl_pfb_v2_ip_inst'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/snap_hdl_pfb_v2_ip/snap_hdl_pfb_v2_ip/snap_hdl_pfb_v2_ip_in_context.xdc] for cell 'snap_hdl_pfb_v2_ip_inst'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc:181]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc:183]
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.848 ; gain = 0.000 ; free physical = 4323 ; free virtual = 8137
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FD => FDRE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IODELAYE1 => IDELAYE2: 24 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  MMCM_ADV => MMCME2_ADV: 1 instance 
  MMCM_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2691.848 ; gain = 0.000 ; free physical = 4323 ; free virtual = 8137
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'snap_bd_inst/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'snap_bd_inst/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'snap_bd_inst/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext' at clock pin 'clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext' at clock pin 'clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4440 ; free virtual = 8255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4440 ; free virtual = 8255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/axi_hwicap_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/axi_slave_wishbone_classic_master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/axi_timebase_wdt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/rst_Clk_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/xadc_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_bd_inst/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/\rx_cpu_enabled.cpu_rx_buffer . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/\tx_cpu_enabled.cpu_tx_buffer . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/\use_bram.rx_packet_fifo_bram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/\large_packet_gen.tx_ctrl_fifo_ext . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/\large_packet_gen.tx_data_fifo_ext . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tengbaser_phy1/ten_gig_eth_pcs_pma_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/arp_cache_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for snap_hdl_pfb_v2_ip_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4440 ; free virtual = 8255
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'ten_gig_eth_mac_UCB'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'ten_gig_eth_mac_UCB'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tge_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tge_rx'
INFO: [Synth 8-802] inferred FSM for state register 'app_state_reg' in module 'tge_rx'
INFO: [Synth 8-802] inferred FSM for state register 'swr_state_reg' in module 'kat_ten_gb_eth'
INFO: [Synth 8-3971] The signal "asym_ram_tdp:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sym_ram_tdp:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           send_preamble |                              001 |                              010
               send_data |                              010 |                              011
        send_end_aligned |                              011 |                              100
    send_end_non_aligned |                              100 |                              101
      send_corrupted_crc |                              101 |                              110
              interframe |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_UCB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
            receive_data |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_UCB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                             0000 |                             0000
             TX_CPU_WAIT |                             0001 |                             1010
             TX_SEND_CPU |                             0010 |                             1011
 TX_SEND_HDR_1_MULTICAST |                             0011 |                             0010
           TX_SEND_HDR_1 |                             0100 |                             0001
           TX_SEND_HDR_2 |                             0101 |                             0011
           TX_SEND_HDR_3 |                             0110 |                             0100
           TX_SEND_HDR_4 |                             0111 |                             0101
           TX_SEND_HDR_5 |                             1000 |                             0110
           TX_SEND_HDR_6 |                             1001 |                             0111
            TX_SEND_DATA |                             1010 |                             1000
            TX_SEND_LAST |                             1011 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'tge_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                          0000001 |                              000
           RX_HDR_WORD_2 |                          0000010 |                              001
           RX_HDR_WORD_3 |                          0000100 |                              010
           RX_HDR_WORD_4 |                          0001000 |                              011
           RX_HDR_WORD_5 |                          0010000 |                              100
           RX_HDR_WORD_6 |                          0100000 |                              101
                 RX_DATA |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'tge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 APP_RUN |                              001 |                               00
                APP_OVER |                              010 |                               10
                APP_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'app_state_reg' using encoding 'one-hot' in module 'tge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'swr_state_reg' using encoding 'one-hot' in module 'kat_ten_gb_eth'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4418 ; free virtual = 8235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 3     
	   7 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 24    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 96    
	  30 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 16    
	  35 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 11    
	  26 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  38 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 6     
	  36 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 17    
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 72    
	               26 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 56    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 157   
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 5     
+---Muxes : 
	   8 Input   64 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 7     
	   4 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 1     
	  12 Input   64 Bit        Muxes := 1     
	   3 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 4     
	   7 Input   48 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 54    
	   6 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 2     
	  18 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 55    
	  18 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 57    
	   7 Input    8 Bit        Muxes := 1     
	  18 Input    8 Bit        Muxes := 2     
	  12 Input    8 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 32    
	  12 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	  18 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 133   
	   4 Input    1 Bit        Muxes := 34    
	   6 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 7     
	  18 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "top/adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top/adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top/adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4363 ; free virtual = 8202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|asym_ram_tdp: | RAM_reg                                                 | 1 K x 32(READ_FIRST)   | W | R | 512 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|asym_ram_tdp: | RAM_reg                                                 | 1 K x 32(READ_FIRST)   | W | R | 512 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|top           | adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|top           | adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|top           | adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+--------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4251 ; free virtual = 8090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4239 ; free virtual = 8079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|asym_ram_tdp: | RAM_reg                                                 | 1 K x 32(READ_FIRST)   | W | R | 512 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|asym_ram_tdp: | RAM_reg                                                 | 1 K x 32(READ_FIRST)   | W | R | 512 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|top           | adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|top           | adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|top           | adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+--------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss0_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss0_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss0_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss0_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss1_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss1_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss1_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance snap_hdl_pfb_v2_pwr_snapshot_ss1_bram/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4243 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin snap_hdl_pfb_v2_snap_adc/frame_clk_in_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:49]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:49]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:49]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:49]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:49]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:49]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:42]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:42]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |snap_bd_xbar_0                                |         1|
|2     |snap_bd_auto_pc_0                             |         1|
|3     |snap_bd_axi_hwicap_0_0                        |         1|
|4     |snap_bd_axi_quad_spi_0_0                      |         1|
|5     |snap_bd_axi_slave_wishbone_classic_master_0_0 |         1|
|6     |snap_bd_axi_timebase_wdt_0_0                  |         1|
|7     |snap_bd_axi_timer_0_0                         |         1|
|8     |snap_bd_axi_uartlite_0_0                      |         1|
|9     |snap_bd_mdm_1_0                               |         1|
|10    |snap_bd_microblaze_0_0                        |         1|
|11    |snap_bd_microblaze_0_axi_intc_0               |         1|
|12    |snap_bd_rst_Clk_100M_0                        |         1|
|13    |snap_bd_xadc_wiz_0_0                          |         1|
|14    |snap_bd_dlmb_bram_if_cntlr_0                  |         1|
|15    |snap_bd_dlmb_v10_0                            |         1|
|16    |snap_bd_ilmb_bram_if_cntlr_0                  |         1|
|17    |snap_bd_ilmb_v10_0                            |         1|
|18    |snap_bd_lmb_bram_0                            |         1|
|19    |snap_hdl_pfb_v2_ip                            |         1|
|20    |cpu_buffer                                    |         2|
|21    |rx_packet_fifo_bram                           |         1|
|22    |rx_packet_ctrl_fifo                           |         1|
|23    |tx_fifo_ext                                   |         2|
|24    |tx_packet_fifo                                |         1|
|25    |tx_packet_ctrl_fifo                           |         1|
|26    |arp_cache                                     |         1|
|27    |ten_gig_pcs_pma_5                             |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------------+------+
|      |Cell                                               |Count |
+------+---------------------------------------------------+------+
|1     |arp_cache_bbox                                     |     1|
|2     |cpu_buffer_bbox                                    |     2|
|4     |rx_packet_ctrl_fifo_bbox                           |     1|
|5     |rx_packet_fifo_bram_bbox                           |     1|
|6     |snap_bd_auto_pc_0_bbox                             |     1|
|7     |snap_bd_axi_hwicap_0_0_bbox                        |     1|
|8     |snap_bd_axi_quad_spi_0_0_bbox                      |     1|
|9     |snap_bd_axi_slave_wishbone_classic_master_0_0_bbox |     1|
|10    |snap_bd_axi_timebase_wdt_0_0_bbox                  |     1|
|11    |snap_bd_axi_timer_0_0_bbox                         |     1|
|12    |snap_bd_axi_uartlite_0_0_bbox                      |     1|
|13    |snap_bd_dlmb_bram_if_cntlr_0_bbox                  |     1|
|14    |snap_bd_dlmb_v10_0_bbox                            |     1|
|15    |snap_bd_ilmb_bram_if_cntlr_0_bbox                  |     1|
|16    |snap_bd_ilmb_v10_0_bbox                            |     1|
|17    |snap_bd_lmb_bram_0_bbox                            |     1|
|18    |snap_bd_mdm_1_0_bbox                               |     1|
|19    |snap_bd_microblaze_0_0_bbox                        |     1|
|20    |snap_bd_microblaze_0_axi_intc_0_bbox               |     1|
|21    |snap_bd_rst_Clk_100M_0_bbox                        |     1|
|22    |snap_bd_xadc_wiz_0_0_bbox                          |     1|
|23    |snap_bd_xbar_0_bbox                                |     1|
|24    |snap_hdl_pfb_v2_ip_bbox                            |     1|
|25    |ten_gig_pcs_pma_5_bbox                             |     1|
|26    |tx_fifo_ext_bbox                                   |     2|
|28    |tx_packet_ctrl_fifo_bbox                           |     1|
|29    |tx_packet_fifo_bbox                                |     1|
|30    |BUFG                                               |    13|
|31    |BUFH                                               |     1|
|32    |CARRY4                                             |   106|
|33    |GTXE2_COMMON                                       |     1|
|34    |IBUFDS_GTE2                                        |     1|
|35    |IDELAYCTRL                                         |     1|
|36    |IODELAYE1                                          |    24|
|37    |ISERDESE2                                          |    24|
|38    |LUT1                                               |   167|
|39    |LUT2                                               |   794|
|40    |LUT3                                               |   468|
|41    |LUT4                                               |   540|
|42    |LUT5                                               |   350|
|43    |LUT6                                               |  1115|
|44    |MMCME2_BASE                                        |     1|
|45    |MMCM_ADV                                           |     1|
|46    |MMCM_BASE                                          |     1|
|47    |MUXF7                                              |   112|
|48    |ODDR                                               |     1|
|49    |RAMB36E1                                           |     7|
|51    |FD                                                 |     1|
|52    |FDCE                                               |  1189|
|53    |FDPE                                               |    14|
|54    |FDRE                                               |  2527|
|55    |FDSE                                               |   149|
|56    |IBUF                                               |     6|
|57    |IBUFDS                                             |    25|
|58    |IBUFGDS                                            |     1|
|59    |IOBUF                                              |     5|
|60    |OBUF                                               |    27|
+------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4242 ; free virtual = 8082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1794 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2691.848 ; gain = 0.000 ; free physical = 4294 ; free virtual = 8133
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4295 ; free virtual = 8134
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2691.848 ; gain = 0.000 ; free physical = 4394 ; free virtual = 8234
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.848 ; gain = 0.000 ; free physical = 4333 ; free virtual = 8172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FD => FDRE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IODELAYE1 => IDELAYE2: 24 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  MMCM_ADV => MMCME2_ADV: 1 instance 
  MMCM_BASE => MMCME2_ADV: 1 instance 

Synth Design complete, checksum: caafaf5f
INFO: [Common 17-83] Releasing license: Synthesis
266 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 2691.848 ; gain = 113.812 ; free physical = 4488 ; free virtual = 8328
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 12:24:02 2023...
[Mon Apr 17 12:24:13 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:25:03 ; elapsed = 00:08:29 . Memory (MB): peak = 3085.535 ; gain = 0.000 ; free physical = 5556 ; free virtual = 9377
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-2
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/snap_hdl_pfb_v2_ip/snap_hdl_pfb_v2_ip.dcp' for cell 'snap_hdl_pfb_v2_ip_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0.dcp' for cell 'snap_bd_inst/axi_hwicap_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0.dcp' for cell 'snap_bd_inst/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_slave_wishbone_classic_master_0_0/snap_bd_axi_slave_wishbone_classic_master_0_0.dcp' for cell 'snap_bd_inst/axi_slave_wishbone_classic_master_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0.dcp' for cell 'snap_bd_inst/axi_timebase_wdt_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0.dcp' for cell 'snap_bd_inst/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0.dcp' for cell 'snap_bd_inst/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_mdm_1_0/snap_bd_mdm_1_0.dcp' for cell 'snap_bd_inst/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0.dcp' for cell 'snap_bd_inst/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0.dcp' for cell 'snap_bd_inst/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0.dcp' for cell 'snap_bd_inst/rst_Clk_100M'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0.dcp' for cell 'snap_bd_inst/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xbar_0/snap_bd_xbar_0.dcp' for cell 'snap_bd_inst/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_auto_pc_0/snap_bd_auto_pc_0.dcp' for cell 'snap_bd_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_dlmb_bram_if_cntlr_0/snap_bd_dlmb_bram_if_cntlr_0.dcp' for cell 'snap_bd_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_dlmb_v10_0/snap_bd_dlmb_v10_0.dcp' for cell 'snap_bd_inst/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_ilmb_bram_if_cntlr_0/snap_bd_ilmb_bram_if_cntlr_0.dcp' for cell 'snap_bd_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_ilmb_v10_0/snap_bd_ilmb_v10_0.dcp' for cell 'snap_bd_inst/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_lmb_bram_0/snap_bd_lmb_bram_0.dcp' for cell 'snap_bd_inst/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/cpu_buffer/cpu_buffer.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/arp_cache/arp_cache.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/arp_cache_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo.dcp' for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/ten_gig_pcs_pma_5.dcp' for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i'
Netlist sorting complete. Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3085.535 ; gain = 0.000 ; free physical = 5434 ; free virtual = 9257
INFO: [Netlist 29-17] Analyzing 1948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0_board.xdc] for cell 'snap_bd_inst/rst_Clk_100M/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0_board.xdc] for cell 'snap_bd_inst/rst_Clk_100M/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/snap_hdl_pfb_v2_ip/constrs/snap_hdl_pfb_v2.xdc] for cell 'snap_hdl_pfb_v2_ip_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/snap_hdl_pfb_v2_ip/constrs/snap_hdl_pfb_v2.xdc] for cell 'snap_hdl_pfb_v2_ip_inst/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/synth/ten_gig_pcs_pma_5.xdc] for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/synth/ten_gig_pcs_pma_5.xdc:69]
all_fanout: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3370.004 ; gain = 284.469 ; free physical = 4815 ; free virtual = 8652
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/synth/ten_gig_pcs_pma_5.xdc] for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'rx_packet_fifo_dist'. The XDC file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_dist/rx_packet_fifo_dist.xdc will not be read for any cell of this module.
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0.xdc] for cell 'snap_bd_inst/xadc_wiz_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_xadc_wiz_0_0/snap_bd_xadc_wiz_0_0.xdc] for cell 'snap_bd_inst/xadc_wiz_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0.xdc] for cell 'snap_bd_inst/rst_Clk_100M/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_rst_Clk_100M_0/snap_bd_rst_Clk_100M_0.xdc] for cell 'snap_bd_inst/rst_Clk_100M/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0.xdc] for cell 'snap_bd_inst/axi_hwicap_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0.xdc] for cell 'snap_bd_inst/axi_hwicap_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0.xdc] for cell 'snap_bd_inst/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0.xdc] for cell 'snap_bd_inst/microblaze_0_axi_intc/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0.xdc] for cell 'snap_bd_inst/microblaze_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/snap_bd_microblaze_0_0.xdc] for cell 'snap_bd_inst/microblaze_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_mdm_1_0/snap_bd_mdm_1_0.xdc] for cell 'snap_bd_inst/mdm_1/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_mdm_1_0/snap_bd_mdm_1_0.xdc] for cell 'snap_bd_inst/mdm_1/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0.xdc] for cell 'snap_bd_inst/axi_uartlite_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0.xdc] for cell 'snap_bd_inst/axi_uartlite_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0_board.xdc] for cell 'snap_bd_inst/axi_uartlite_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_uartlite_0_0/snap_bd_axi_uartlite_0_0_board.xdc] for cell 'snap_bd_inst/axi_uartlite_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0.xdc] for cell 'snap_bd_inst/axi_timer_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timer_0_0/snap_bd_axi_timer_0_0.xdc] for cell 'snap_bd_inst/axi_timer_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0.xdc] for cell 'snap_bd_inst/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_timebase_wdt_0_0/snap_bd_axi_timebase_wdt_0_0.xdc] for cell 'snap_bd_inst/axi_timebase_wdt_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0.xdc] for cell 'snap_bd_inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0.xdc] for cell 'snap_bd_inst/axi_quad_spi_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0_board.xdc] for cell 'snap_bd_inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0_board.xdc] for cell 'snap_bd_inst/axi_quad_spi_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc:181]
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.srcs/constrs_1/imports/snap_hdl_pfb_v2/user_const.xdc]
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0_clocks.xdc] for cell 'snap_bd_inst/axi_hwicap_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_hwicap_0_0/snap_bd_axi_hwicap_0_0_clocks.xdc] for cell 'snap_bd_inst/axi_hwicap_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0_clocks.xdc] for cell 'snap_bd_inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_axi_quad_spi_0_0/snap_bd_axi_quad_spi_0_0_clocks.xdc] for cell 'snap_bd_inst/axi_quad_spi_0/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0_clocks.xdc] for cell 'snap_bd_inst/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_axi_intc_0/snap_bd_microblaze_0_axi_intc_0_clocks.xdc] for cell 'snap_bd_inst/microblaze_0_axi_intc/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_fifo/tx_packet_fifo_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'rx_packet_fifo_dist'. The XDC file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_dist/rx_packet_fifo_dist_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/synth/ten_gig_pcs_pma_5_clocks.xdc] for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/ten_gig_pcs_pma_5/synth/ten_gig_pcs_pma_5_clocks.xdc] for cell 'tengbaser_phy1/ten_gig_eth_pcs_pma_i/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_clocks.xdc] for cell 'snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 68 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4803 ; free virtual = 8679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 60 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 3812.121 ; gain = 726.586 ; free physical = 4803 ; free virtual = 8679
# set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4793 ; free virtual = 8671
[Mon Apr 17 12:24:44 2023] Launched impl_1...
Run output will be captured here: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4788 ; free virtual = 8675
# wait_on_run impl_1
[Mon Apr 17 12:24:44 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.dcp

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 4307 ; free virtual = 8250
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 3849 ; free virtual = 7791
INFO: [Netlist 29-17] Analyzing 1948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2758.199 ; gain = 0.000 ; free physical = 3289 ; free virtual = 7232
Restored from archive | CPU: 0.060000 secs | Memory: 1.351746 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2758.199 ; gain = 0.000 ; free physical = 3289 ; free virtual = 7232
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.199 ; gain = 0.000 ; free physical = 3295 ; free virtual = 7238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 60 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.199 ; gain = 197.227 ; free physical = 3295 ; free virtual = 7238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/sysgen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2876.762 ; gain = 118.562 ; free physical = 3278 ; free virtual = 7222

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e6f09dec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2950.574 ; gain = 73.812 ; free physical = 3222 ; free virtual = 7165

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10b81da3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3148 ; free virtual = 7091
INFO: [Opt 31-389] Phase Retarget created 556 cells and removed 771 cells
INFO: [Opt 31-1021] In phase Retarget, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1184b7c30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3147 ; free virtual = 7091
INFO: [Opt 31-389] Phase Constant propagation created 82 cells and removed 562 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2c26462

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3147 ; free virtual = 7090
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 1728 cells
INFO: [Opt 31-1021] In phase Sweep, 663 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG snap_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net snap_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 104184ed7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12714a4af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1254dde1a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             556  |             771  |                                             51  |
|  Constant propagation         |              82  |             562  |                                             55  |
|  Sweep                        |               7  |            1728  |                                            663  |
|  BUFG optimization            |               1  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             70  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.508 ; gain = 0.000 ; free physical = 3149 ; free virtual = 7092
Ending Logic Optimization Task | Checksum: 156b12a46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 22 Total Ports: 142
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1507b530b

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3056 ; free virtual = 7011
Ending Power Optimization Task | Checksum: 1507b530b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3740.727 ; gain = 555.219 ; free physical = 3089 ; free virtual = 7044

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: f7c8693f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3098 ; free virtual = 7055
Ending Final Cleanup Task | Checksum: f7c8693f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3100 ; free virtual = 7057

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3100 ; free virtual = 7057
Ending Netlist Obfuscation Task | Checksum: f7c8693f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3100 ; free virtual = 7057
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3740.727 ; gain = 982.527 ; free physical = 3100 ; free virtual = 7057
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3059 ; free virtual = 7018
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3040 ; free virtual = 7009
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[5]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[6]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[7]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[8]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[9]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[0]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[1]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[2]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[3]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[4]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENARDEN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/adc16_snap_we) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[5]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[6]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[7]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[8]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[9]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[1]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[2]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[3]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[4]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[5] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[6] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[7] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[8] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[9] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[13] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/page_sel_a_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2952 ; free virtual = 6923
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c8239c1a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2952 ; free virtual = 6923
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2952 ; free virtual = 6923

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0_1 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16be7d681

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6959

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c358f6c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2968 ; free virtual = 6943

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c358f6c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2968 ; free virtual = 6943
Phase 1 Placer Initialization | Checksum: 1c358f6c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2965 ; free virtual = 6941

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 257a97d0b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2931 ; free virtual = 6907

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 203463a6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2927 ; free virtual = 6904

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 203463a6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2927 ; free virtual = 6904

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 21 LUTNM shape to break, 870 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 21, total 21, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 406 nets or LUTs. Breaked 21 LUTs, combined 385 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6868
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6868

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           21  |            385  |                   406  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           32  |              0  |                    18  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           53  |            385  |                   424  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: fb983118

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2884 ; free virtual = 6864
Phase 2.4 Global Placement Core | Checksum: 120a3803f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2878 ; free virtual = 6858
Phase 2 Global Placement | Checksum: 120a3803f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6868

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183db62a9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6869

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f277967e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f961af4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 207c9c67a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21f30838e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a66711a7

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2867 ; free virtual = 6848

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15533ee6b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6850

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17e4077c2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6850

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fc9a2b39

Time (s): cpu = 00:01:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2858 ; free virtual = 6838
Phase 3 Detail Placement | Checksum: fc9a2b39

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2858 ; free virtual = 6838

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f093a503

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.760 | TNS=-164.624 |
Phase 1 Physical Synthesis Initialization | Checksum: 169e098fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
INFO: [Place 46-33] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/rst_subsystem/counter/logical1_y_net, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net wb_adc16_controller/Q[6], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13271cb16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818
Phase 4.1.1.1 BUFG Insertion | Checksum: f093a503

Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f87526be

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818
Phase 4.1 Post Commit Optimization | Checksum: 1f87526be

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2837 ; free virtual = 6818

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f87526be

Time (s): cpu = 00:02:19 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2839 ; free virtual = 6820

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f87526be

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
Phase 4.3 Placer Reporting | Checksum: 1f87526be

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8ced062

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
Ending Placer Task | Checksum: 1569769cd

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2897 ; free virtual = 6878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2812 ; free virtual = 6855
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2872 ; free virtual = 6869
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2858 ; free virtual = 6854
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2871 ; free virtual = 6868
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Begin power optimizations | Checksum: 1d8712964
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |
PSMgr Creation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4038.312 ; gain = 158.715 ; free physical = 2248 ; free virtual = 6245
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
Found 5426 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 4221.633 ; gain = 342.035 ; free physical = 2121 ; free virtual = 6117
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 46.012 ; free physical = 2097 ; free virtual = 6094
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 784 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 252 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2080 ; free virtual = 6077
Power optimization passes: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 4267.645 ; gain = 388.047 ; free physical = 2079 ; free virtual = 6076

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2722 ; free virtual = 6719


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 23 accepted clusters 15
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 412 accepted clusters 35

Number of Slice Registers augmented: 8 newly gated: 150 Total: 18830
Number of SRLs augmented: 0  newly gated: 0 Total: 2492
Number of BRAM Ports augmented: 4 newly gated: 11 Total Ports: 142
Number of Flops added for Enable Generation: 4

Flops dropped: 0/184 RAMS dropped: 0/15 Clusters dropped: 7/50 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 9
    LUT3 : 0
    LUT4 : 2
    LUT5 : 5
    LUT6 : 8

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1ea35f17a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2716 ; free virtual = 6713
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2716 ; free virtual = 6713
End power optimizations | Checksum: 26260c47d
Power optimization: Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 4267.645 ; gain = 526.918 ; free physical = 2780 ; free virtual = 6777
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 39464384 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2780 ; free virtual = 6777
Ending Netlist Obfuscation Task | Checksum: 26260c47d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2780 ; free virtual = 6778
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 4267.645 ; gain = 526.918 ; free physical = 2780 ; free virtual = 6778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2707 ; free virtual = 6764
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2761 ; free virtual = 6775
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.08s |  WALL: 1.42s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2769 ; free virtual = 6782

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2754 ; free virtual = 6767
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2752 ; free virtual = 6765

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |
INFO: [Physopt 32-662] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/D[15].  Did not re-place instance snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/gen_pipe_n.out_dat_p_reg[1][15]_srl7
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Created 2 instances.
INFO: [Physopt 32-735] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.513 | TNS=-158.378 |
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_2__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][11]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][7]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
Phase 3 Critical Path Optimization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6760

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_2__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][11]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][7]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
Phase 4 Critical Path Optimization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6760
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2748 ; free virtual = 6761
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.512 | TNS=-158.329 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.058  |          0.468  |            2  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total          |          0.058  |          0.468  |            2  |              0  |                     2  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6761
Ending Physical Synthesis Task | Checksum: 1e2b64f2e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2748 ; free virtual = 6761
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2766 ; free virtual = 6780
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2688 ; free virtual = 6761
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2746 ; free virtual = 6775
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b3143967 ConstDB: 0 ShapeSum: 918d8cbc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b4c89692

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2574 ; free virtual = 6603
Post Restoration Checksum: NetGraph: d4c42efb NumContArr: e0046797 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b4c89692

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2577 ; free virtual = 6607

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b4c89692

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2535 ; free virtual = 6564

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b4c89692

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2535 ; free virtual = 6565
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 174f5e626

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2520 ; free virtual = 6551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.565 | TNS=-358.356| WHS=-1.532 | THS=-1283.198|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a0981bd7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2521 ; free virtual = 6551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.565 | TNS=-158.430| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 219c01d69

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2520 ; free virtual = 6550
Phase 2 Router Initialization | Checksum: f062fedd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2520 ; free virtual = 6550

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00109675 %
  Global Horizontal Routing Utilization  = 0.00106564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32911
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32910
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f062fedd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2517 ; free virtual = 6548
Phase 3 Initial Routing | Checksum: 2290cf9db

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2500 ; free virtual = 6531
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk156_buf |               clk156_buf |                                             tengbaser_phy1/ten_gig_eth_pcs_pma_i/U0/gt0_gtrxreset_i_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1438
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.543 | TNS=-357.215| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16522444d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.543 | TNS=-357.194| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2550c03ae

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528
Phase 4 Rip-up And Reroute | Checksum: 2550c03ae

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 215cad8be

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.456 | TNS=-157.332| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e87ea39f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e87ea39f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526
Phase 5 Delay and Skew Optimization | Checksum: 1e87ea39f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21eb2721e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.456 | TNS=-157.332| WHS=-0.149 | THS=-0.149 |

Phase 6.1 Hold Fix Iter | Checksum: 1e40f5850

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522
Phase 6 Post Hold Fix | Checksum: 1b24286e7

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.92401 %
  Global Horizontal Routing Utilization  = 3.73367 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20f7e868d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20f7e868d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6520

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin tengbaser_infra0_inst/ten_gig_eth_pcs_pma_core_support_layer_i/ten_gig_eth_pcs_pma_gt_common_block/gtxe2_common_0_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y0/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 2909f3945

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2490 ; free virtual = 6521

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1ba6a55de

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.456 | TNS=-157.332| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ba6a55de

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2560 ; free virtual = 6591

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:00:47 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2560 ; free virtual = 6591
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2466 ; free virtual = 6571
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2538 ; free virtual = 6587
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2516 ; free virtual = 6566
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
214 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2480 ; free virtual = 6547
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.21s |  WALL: 1.10s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2456 ; free virtual = 6527

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ad2f6d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2433 ; free virtual = 6504

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 15ad2f6d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
Ending Physical Synthesis Task | Checksum: 15ad2f6d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2547 ; free virtual = 6618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2453 ; free virtual = 6598
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2527 ; free virtual = 6616
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 12:29:25 2023...
[Mon Apr 17 12:29:36 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:04:52 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4538 ; free virtual = 8633
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4473 ; free virtual = 8568
INFO: [Netlist 29-17] Analyzing 1811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4180 ; free virtual = 8275
Restored from archive | CPU: 1.970000 secs | Memory: 41.171791 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4180 ; free virtual = 8275
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.gen/sources_1/bd/snap_bd/ip/snap_bd_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8278
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 52 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances
  SRLC16E => SRL16E: 1 instance 
  SRLC32E => SRL16E: 12 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 4183 ; free virtual = 8278
# set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# launch_runs impl_1 -to_step write_bitstream
[Mon Apr 17 12:29:46 2023] Launched impl_1...
Run output will be captured here: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Apr 17 12:29:46 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top.dcp

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 4307 ; free virtual = 8250
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 3849 ; free virtual = 7791
INFO: [Netlist 29-17] Analyzing 1948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2758.199 ; gain = 0.000 ; free physical = 3289 ; free virtual = 7232
Restored from archive | CPU: 0.060000 secs | Memory: 1.351746 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2758.199 ; gain = 0.000 ; free physical = 3289 ; free virtual = 7232
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.199 ; gain = 0.000 ; free physical = 3295 ; free virtual = 7238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 60 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.199 ; gain = 197.227 ; free physical = 3295 ; free virtual = 7238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/sysgen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2876.762 ; gain = 118.562 ; free physical = 3278 ; free virtual = 7222

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e6f09dec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2950.574 ; gain = 73.812 ; free physical = 3222 ; free virtual = 7165

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10b81da3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3148 ; free virtual = 7091
INFO: [Opt 31-389] Phase Retarget created 556 cells and removed 771 cells
INFO: [Opt 31-1021] In phase Retarget, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1184b7c30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3147 ; free virtual = 7091
INFO: [Opt 31-389] Phase Constant propagation created 82 cells and removed 562 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2c26462

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3147 ; free virtual = 7090
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 1728 cells
INFO: [Opt 31-1021] In phase Sweep, 663 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG snap_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net snap_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 104184ed7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12714a4af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1254dde1a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             556  |             771  |                                             51  |
|  Constant propagation         |              82  |             562  |                                             55  |
|  Sweep                        |               7  |            1728  |                                            663  |
|  BUFG optimization            |               1  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             70  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.508 ; gain = 0.000 ; free physical = 3149 ; free virtual = 7092
Ending Logic Optimization Task | Checksum: 156b12a46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3185.508 ; gain = 56.027 ; free physical = 3149 ; free virtual = 7092

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 22 Total Ports: 142
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1507b530b

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3056 ; free virtual = 7011
Ending Power Optimization Task | Checksum: 1507b530b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3740.727 ; gain = 555.219 ; free physical = 3089 ; free virtual = 7044

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: f7c8693f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3098 ; free virtual = 7055
Ending Final Cleanup Task | Checksum: f7c8693f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3100 ; free virtual = 7057

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3100 ; free virtual = 7057
Ending Netlist Obfuscation Task | Checksum: f7c8693f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3100 ; free virtual = 7057
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3740.727 ; gain = 982.527 ; free physical = 3100 ; free virtual = 7057
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3059 ; free virtual = 7018
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 3040 ; free virtual = 7009
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[5]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[6]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[7]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[8]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[9]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[0]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[1]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[2]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[3]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[4]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENARDEN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/adc16_snap_we) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[5]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[6]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[7]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[8]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[9]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[1]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[2]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[3]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[4]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[5] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[6] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[7] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[8] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[9] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[13] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/page_sel_a_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2952 ; free virtual = 6923
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c8239c1a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2952 ; free virtual = 6923
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2952 ; free virtual = 6923

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0_1 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16be7d681

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2984 ; free virtual = 6959

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c358f6c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2968 ; free virtual = 6943

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c358f6c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2968 ; free virtual = 6943
Phase 1 Placer Initialization | Checksum: 1c358f6c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2965 ; free virtual = 6941

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 257a97d0b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2931 ; free virtual = 6907

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 203463a6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2927 ; free virtual = 6904

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 203463a6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2927 ; free virtual = 6904

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 21 LUTNM shape to break, 870 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 21, total 21, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 406 nets or LUTs. Breaked 21 LUTs, combined 385 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6868
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6868

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           21  |            385  |                   406  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           32  |              0  |                    18  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           53  |            385  |                   424  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: fb983118

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2884 ; free virtual = 6864
Phase 2.4 Global Placement Core | Checksum: 120a3803f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2878 ; free virtual = 6858
Phase 2 Global Placement | Checksum: 120a3803f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6868

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183db62a9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6869

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f277967e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f961af4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 207c9c67a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21f30838e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2888 ; free virtual = 6868

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a66711a7

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2867 ; free virtual = 6848

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15533ee6b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6850

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17e4077c2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6850

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fc9a2b39

Time (s): cpu = 00:01:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2858 ; free virtual = 6838
Phase 3 Detail Placement | Checksum: fc9a2b39

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2858 ; free virtual = 6838

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f093a503

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.760 | TNS=-164.624 |
Phase 1 Physical Synthesis Initialization | Checksum: 169e098fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
INFO: [Place 46-33] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/rst_subsystem/counter/logical1_y_net, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net wb_adc16_controller/Q[6], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13271cb16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818
Phase 4.1.1.1 BUFG Insertion | Checksum: f093a503

Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f87526be

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6818
Phase 4.1 Post Commit Optimization | Checksum: 1f87526be

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2837 ; free virtual = 6818

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f87526be

Time (s): cpu = 00:02:19 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2839 ; free virtual = 6820

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f87526be

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
Phase 4.3 Placer Reporting | Checksum: 1f87526be

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8ced062

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
Ending Placer Task | Checksum: 1569769cd

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2840 ; free virtual = 6821
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2897 ; free virtual = 6878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2812 ; free virtual = 6855
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2872 ; free virtual = 6869
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2858 ; free virtual = 6854
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3740.727 ; gain = 0.000 ; free physical = 2871 ; free virtual = 6868
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Begin power optimizations | Checksum: 1d8712964
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |
PSMgr Creation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4038.312 ; gain = 158.715 ; free physical = 2248 ; free virtual = 6245
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
Found 5426 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 4221.633 ; gain = 342.035 ; free physical = 2121 ; free virtual = 6117
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 46.012 ; free physical = 2097 ; free virtual = 6094
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 784 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 252 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2080 ; free virtual = 6077
Power optimization passes: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 4267.645 ; gain = 388.047 ; free physical = 2079 ; free virtual = 6076

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2722 ; free virtual = 6719


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 23 accepted clusters 15
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 412 accepted clusters 35

Number of Slice Registers augmented: 8 newly gated: 150 Total: 18830
Number of SRLs augmented: 0  newly gated: 0 Total: 2492
Number of BRAM Ports augmented: 4 newly gated: 11 Total Ports: 142
Number of Flops added for Enable Generation: 4

Flops dropped: 0/184 RAMS dropped: 0/15 Clusters dropped: 7/50 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 9
    LUT3 : 0
    LUT4 : 2
    LUT5 : 5
    LUT6 : 8

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1ea35f17a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2716 ; free virtual = 6713
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2716 ; free virtual = 6713
End power optimizations | Checksum: 26260c47d
Power optimization: Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 4267.645 ; gain = 526.918 ; free physical = 2780 ; free virtual = 6777
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 39464384 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2780 ; free virtual = 6777
Ending Netlist Obfuscation Task | Checksum: 26260c47d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2780 ; free virtual = 6778
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 4267.645 ; gain = 526.918 ; free physical = 2780 ; free virtual = 6778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2707 ; free virtual = 6764
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2761 ; free virtual = 6775
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.08s |  WALL: 1.42s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2769 ; free virtual = 6782

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2754 ; free virtual = 6767
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2752 ; free virtual = 6765

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-158.797 |
INFO: [Physopt 32-662] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/D[15].  Did not re-place instance snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/gen_pipe_n.out_dat_p_reg[1][15]_srl7
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Created 2 instances.
INFO: [Physopt 32-735] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.513 | TNS=-158.378 |
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_2__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][11]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][7]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
Phase 3 Critical Path Optimization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6760

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_2__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][11]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][7]_srl7_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-158.329 |
Phase 4 Critical Path Optimization | Checksum: 1ec23f4ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6760
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2748 ; free virtual = 6761
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.512 | TNS=-158.329 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.058  |          0.468  |            2  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total          |          0.058  |          0.468  |            2  |              0  |                     2  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6761
Ending Physical Synthesis Task | Checksum: 1e2b64f2e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2748 ; free virtual = 6761
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2766 ; free virtual = 6780
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2688 ; free virtual = 6761
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2746 ; free virtual = 6775
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b3143967 ConstDB: 0 ShapeSum: 918d8cbc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b4c89692

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2574 ; free virtual = 6603
Post Restoration Checksum: NetGraph: d4c42efb NumContArr: e0046797 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b4c89692

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2577 ; free virtual = 6607

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b4c89692

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2535 ; free virtual = 6564

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b4c89692

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2535 ; free virtual = 6565
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 174f5e626

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2520 ; free virtual = 6551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.565 | TNS=-358.356| WHS=-1.532 | THS=-1283.198|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a0981bd7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2521 ; free virtual = 6551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.565 | TNS=-158.430| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 219c01d69

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2520 ; free virtual = 6550
Phase 2 Router Initialization | Checksum: f062fedd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2520 ; free virtual = 6550

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00109675 %
  Global Horizontal Routing Utilization  = 0.00106564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32911
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32910
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f062fedd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2517 ; free virtual = 6548
Phase 3 Initial Routing | Checksum: 2290cf9db

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2500 ; free virtual = 6531
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk156_buf |               clk156_buf |                                             tengbaser_phy1/ten_gig_eth_pcs_pma_i/U0/gt0_gtrxreset_i_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1438
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.543 | TNS=-357.215| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16522444d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.543 | TNS=-357.194| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2550c03ae

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528
Phase 4 Rip-up And Reroute | Checksum: 2550c03ae

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 215cad8be

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.456 | TNS=-157.332| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e87ea39f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e87ea39f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526
Phase 5 Delay and Skew Optimization | Checksum: 1e87ea39f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21eb2721e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2495 ; free virtual = 6526
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.456 | TNS=-157.332| WHS=-0.149 | THS=-0.149 |

Phase 6.1 Hold Fix Iter | Checksum: 1e40f5850

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522
Phase 6 Post Hold Fix | Checksum: 1b24286e7

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.92401 %
  Global Horizontal Routing Utilization  = 3.73367 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20f7e868d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20f7e868d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6520

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin tengbaser_infra0_inst/ten_gig_eth_pcs_pma_core_support_layer_i/ten_gig_eth_pcs_pma_gt_common_block/gtxe2_common_0_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y0/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 2909f3945

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2490 ; free virtual = 6521

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1ba6a55de

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.456 | TNS=-157.332| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ba6a55de

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6522
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2560 ; free virtual = 6591

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:00:47 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2560 ; free virtual = 6591
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2466 ; free virtual = 6571
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2538 ; free virtual = 6587
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2516 ; free virtual = 6566
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
214 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2480 ; free virtual = 6547
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.21s |  WALL: 1.10s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2456 ; free virtual = 6527

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ad2f6d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2433 ; free virtual = 6504

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/srlopt_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_snap_adc/adc_mmcm_0/bufg_i_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/gen_pipe_n.out_dat_p_reg[1][19]_i_1_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/ADD_SVEC[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/gen_wr_a.gen_word_narrow.mem_reg_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_bf_re/p_0_in[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: bufg_i_2. Processed net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 15ad2f6d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.454 | TNS=-157.035 | WHS=0.054 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
Ending Physical Synthesis Task | Checksum: 15ad2f6d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2429 ; free virtual = 6500
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2547 ; free virtual = 6618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2453 ; free virtual = 6598
INFO: [Common 17-1381] The checkpoint '/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb_v2/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.645 ; gain = 0.000 ; free physical = 2527 ; free virtual = 6616
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 12:29:25 2023...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2562.008 ; gain = 0.000 ; free physical = 3773 ; free virtual = 7871
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2562.160 ; gain = 0.000 ; free physical = 3380 ; free virtual = 7477
INFO: [Netlist 29-17] Analyzing 1811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.242 ; gain = 33.039 ; free physical = 2671 ; free virtual = 6769
Restored from archive | CPU: 1.980000 secs | Memory: 42.318481 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.242 ; gain = 33.039 ; free physical = 2671 ; free virtual = 6769
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2957.242 ; gain = 0.000 ; free physical = 2676 ; free virtual = 6773
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 52 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances
  SRLC16E => SRL16E: 1 instance 
  SRLC32E => SRL16E: 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2961.242 ; gain = 399.234 ; free physical = 2676 ; free virtual = 6773
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[5].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[5].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[4].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[4].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[3].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[3].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[2].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[2].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[1].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[1].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[5].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[5].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[4].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[4].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[3].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[3].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[2].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[2].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[1].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[1].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst block.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[1].u_fil_ppf_single/gen_taps_mems[1].u_taps_mem/u_rw_rw/u_crw_crw/gen_true_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[1].u_fil_ppf_single/gen_taps_mems[0].u_taps_mem/u_rw_rw/u_crw_crw/gen_true_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[1].u_fil_ppf_single/gen_coefs_mems[3].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[1].u_fil_ppf_single/gen_coefs_mems[2].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[1].u_fil_ppf_single/gen_coefs_mems[1].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[1].u_fil_ppf_single/gen_coefs_mems[0].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[0].u_fil_ppf_single/gen_taps_mems[1].u_taps_mem/u_rw_rw/u_crw_crw/gen_true_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[0].u_fil_ppf_single/gen_taps_mems[0].u_taps_mem/u_rw_rw/u_crw_crw/gen_true_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[0].u_fil_ppf_single/gen_coefs_mems[3].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[0].u_fil_ppf_single/gen_coefs_mems[2].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[0].u_fil_ppf_single/gen_coefs_mems[1].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_prefilter.u_filter/gen_fil_ppf_singles[0].u_fil_ppf_single/gen_coefs_mems[0].u_coef_mem/u_rw_rw/u_crw_crw/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/pwr_snapshot/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/pwr_snapshot/simple_bram_vacc0/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <snap_hdl_pfb_v2_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <snap_bd_inst/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the snap_bd_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
0INFO: [Memdata 28-208] The XPM instance: <snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <snap_bd_inst/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <snap_bd_inst/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'ten_gig_pcs_pma_5' (ten_gig_eth_pcs_pma_v6_0_19) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_rtl_ss_inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal0/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/power_cal1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[1].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[2].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[3].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[4].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[5].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[9].u_stage/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_im_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg multiplier stage snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[1].gen_fft_elements[0].u_element/u_TwiddleMult/gen_rtl.u_CmplxMul/u_complex_mult/gen_ip_xpm_rtl_4dsp.u1/reg_sum_re_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*A1*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[5]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[6]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[7]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[8]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[9]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[0]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[1]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[2]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[3]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[4]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENARDEN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/adc16_snap_we) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[5]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[6]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[7]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[8]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[9]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[1]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[2]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[3]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_0[4]) which is driven by a register (snap_hdl_pfb_v2_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[5] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[1]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[6] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[2]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[7] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[3]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[8] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[4]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[9] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_weights/coef_mem/gen_true_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_dprom_inst/xpm_memory_base_inst/addrb[5]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[9].u_stage/u_control/reg_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[10] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[11] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/base_cnt/reg_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[13] (net: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xpm.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/wb_pfb/wb_pfb/wbpfb_unit/gen_wideband_fft.gen_fft_r2_wide_streams[0].u_fft_r2_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_reorder_and_separate.u_reorder_sep/u_buff_inplace/u_rw_rw/u_crw_crw/page_sel_a_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 139 net(s) have no routable loads. The problem bus(es) and/or net(s) are snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, snap_hdl_pfb_v2_snap_adc/frame_clk_in, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, snap_hdl_pfb_v2_ten_gbe/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 45 listed).
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/pwr_snapshot/ss0/add_gen/add_gen/comp3.core_instance3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: snap_hdl_pfb_v2_ip_inst/U0/snap_hdl_pfb_v2_struct/pwr_snapshot/ss1/add_gen/add_gen/comp3.core_instance3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (snap_bd_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 94 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 94 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3609.953 ; gain = 630.867 ; free physical = 2241 ; free virtual = 6617
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 12:30:43 2023...
[Mon Apr 17 12:30:43 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 3812.121 ; gain = 0.000 ; free physical = 3873 ; free virtual = 8249
# cd [get_property DIRECTORY [current_project]]
# exec cat /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/microblaze_wb/executable.mem ../core_info.jam.tab.mem > ../executable_core_info.mem
# exec -ignorestderr updatemem -bit ./myproj.runs/impl_1/top.bit -meminfo ./myproj.runs/impl_1/top.mmi -data ../executable_core_info.mem  -proc snap_bd_inst/microblaze_0 -out ./myproj.runs/impl_1/top.bit -force
# write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.mcs" -force
Command: write_cfgmem -format mcs -size 32 -interface SPIx4 -loadbit {up 0x0 ./myproj.runs/impl_1/top.bit } -checksum -file ./myproj.runs/impl_1/top.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile ./myproj.runs/impl_1/top.bit
Writing file ./myproj.runs/impl_1/top.mcs
Writing log file ./myproj.runs/impl_1/top.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0x9ADEBAB9
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                         Checksum
0x00000000    0x00661EDB    Apr 17 12:30:55 2023    ./myproj.runs/impl_1/top.bit    0x029777DD
File Checksum Total                                                                 0x029777DD
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0008000 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top_0x8000.mcs" -force
Command: write_cfgmem -format mcs -size 32 -interface SPIx4 -loadbit {up 0x0008000 ./myproj.runs/impl_1/top.bit } -checksum -file ./myproj.runs/impl_1/top_0x8000.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00008000
Loading bitfile ./myproj.runs/impl_1/top.bit
Writing file ./myproj.runs/impl_1/top_0x8000.mcs
Writing log file ./myproj.runs/impl_1/top_0x8000.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0x9ADEBAB9
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                         Checksum
0x00008000    0x00669EDB    Apr 17 12:30:55 2023    ./myproj.runs/impl_1/top.bit    0x029777DD
File Checksum Total                                                                 0x029777DD
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.bin" -force
Command: write_cfgmem -format bin -size 32 -interface SPIx4 -loadbit {up 0x0 ./myproj.runs/impl_1/top.bit } -checksum -file ./myproj.runs/impl_1/top.bin -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile ./myproj.runs/impl_1/top.bit
Writing file ./myproj.runs/impl_1/top.bin
Writing log file ./myproj.runs/impl_1/top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0x9ADEBAB9
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                         Checksum
0x00000000    0x00661EDB    Apr 17 12:30:55 2023    ./myproj.runs/impl_1/top.bit    0x029777DD
File Checksum Total                                                                 0x029777DD
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# check_timing impl_1
CRITICAL WARNING: [CASPER-1] ERROR: Found timing violations => Worst Negative Slack: -0.454178 ns
CRITICAL WARNING: [CASPER-1] ERROR: Found timing violations => Total Negative Slack: -157.034668 ns
No timing violations => Worst Hold Slack: 0.053504 ns
# check_zero_critical $impl_critical_count implementation
# check_zero_critical $synth_critical_count synthesis
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 12:30:59 2023...
