INFO:sim:172 - Generating IP...
ERROR:sim - Cannot find radix with name: memory_initialization_radix
ERROR:sim - Cannot find radix with name: memory_initialization_radix
ERROR:sim - Cannot find radix with name: memory_initialization_radix
Resolving generics for 'ROM_dds'...
Applying external generics to 'ROM_dds'...
Delivering associated files for 'ROM_dds'...
Delivering EJava files for 'ROM_dds'...
Generating implementation netlist for 'ROM_dds'...
INFO:sim - Pre-processing HDL files for 'ROM_dds'...
Running synthesis for 'ROM_dds'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_dds'...
Writing Verilog behavioral simulation model for 'ROM_dds'...
WARNING:sim - Overwriting existing file
   E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds/doc/blk
   _mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_dds'...
Generating metadata file...
Generating ISE project file for 'ROM_dds'...
Generating ISE project...
XCO file found: ROM_dds.xco
XMDF file found: ROM_dds_xmdf.tcl
Adding E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.asy
-view all -origin_type imported
Adding E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.ngc
-view all -origin_type created
Checking file
"E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.ngc" for
project device match ...
File "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.ngc"
device information matches project device.
Adding E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.sym
-view all -origin_type imported
Adding E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/ipcore_dir/tmp/_cg/ROM_dds.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_dds"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_dds'.
