
---------- Begin Simulation Statistics ----------
final_tick                               161334577000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191867                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724488                       # Number of bytes of host memory used
host_op_rate                                   192250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   521.19                       # Real time elapsed on the host
host_tick_rate                              309547741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161335                       # Number of seconds simulated
sim_ticks                                161334577000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568331                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104073                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113195                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635505                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389798                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66028                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.613346                       # CPI: cycles per instruction
system.cpu.discardedOps                        196901                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628120                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485120                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033506                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28527545                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619830                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161334577                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132807032                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          208                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       712361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1426344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            551                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111192                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56646                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136230                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64890                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19987968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19987968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201120                       # Request fanout histogram
system.membus.respLayer1.occupancy         1087000500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           813726000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            427220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       748045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2138798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2140329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86408128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86460608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168389                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7116288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           882374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 881613     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    761      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             882374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2700268000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2139826995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2133000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               512812                       # number of demand (read+write) hits
system.l2.demand_hits::total                   512860                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data              512812                       # number of overall hits
system.l2.overall_hits::total                  512860                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200462                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201125                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            200462                       # number of overall misses
system.l2.overall_misses::total                201125                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20879518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20944595000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65077000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20879518000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20944595000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           713274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               713985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          713274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              713985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.932489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281694                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98155.354449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104156.987359                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104137.203232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98155.354449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104156.987359                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104137.203232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111192                       # number of writebacks
system.l2.writebacks::total                    111192                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16869692000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16921509000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16869692000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16921509000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.932489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.932489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281687                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78155.354449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84156.163167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84136.381265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78155.354449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84156.163167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84136.381265                       # average overall mshr miss latency
system.l2.replacements                         168389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       636853                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           636853                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       636853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       636853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150535                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14465506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14465506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106184.438083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106184.438083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11740906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11740906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86184.438083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86184.438083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65077000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65077000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98155.354449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98155.354449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.932489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.932489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78155.354449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78155.354449                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        362277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            362277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6414012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6414012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       426509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99856.956034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99856.956034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5128786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5128786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79854.048920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79854.048920                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32158.488372                       # Cycle average of tags in use
system.l2.tags.total_refs                     1426131                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.089641                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.632243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.011480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32060.844649                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23992                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11610245                       # Number of tag accesses
system.l2.tags.data_accesses                 11610245                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12829248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12871680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7116288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7116288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111192                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            263006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79519519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79782525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       263006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           263006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44108883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44108883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44108883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           263006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79519519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123891409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005885442500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6621                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545765                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111192                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2807668250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6578068250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13962.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32712.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201120                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111192                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.102923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.812500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.534916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77137     69.52%     69.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11419     10.29%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5360      4.83%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1297      1.17%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8622      7.77%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          661      0.60%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          733      0.66%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          439      0.40%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5289      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110957                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.368524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.873058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.623580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6457     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.90%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6621                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.789005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.758872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4054     61.23%     61.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      1.69%     62.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2273     34.33%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      2.46%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.27%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12869632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7114240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12871680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7116288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  161334477000                       # Total gap between requests
system.mem_ctrls.avgGap                     516581.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12827200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7114240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 263006.237032499223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79506825.124040201306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44096189.002311632037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17776000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6560292250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3838330790000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26811.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32726.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34519846.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            396641280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210812250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720368880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290534760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12735340800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32725542240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34394126400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81473366610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.996313                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89072223250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5387200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66875153750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            395605980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            210269565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715399440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          289720440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12735340800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32845467390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34293136800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81484940415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.068051                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88808342250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5387200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67139034750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198120                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198120                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198120                       # number of overall hits
system.cpu.icache.overall_hits::total        10198120                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          711                       # number of overall misses
system.cpu.icache.overall_misses::total           711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69677000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69677000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69677000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69677000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198831                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97998.593530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97998.593530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97998.593530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97998.593530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          711                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68255000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68255000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95998.593530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95998.593530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95998.593530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95998.593530                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198120                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198120                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69677000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69677000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97998.593530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97998.593530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68255000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68255000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95998.593530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95998.593530                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           480.510425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14344.347398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   480.510425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.469248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.469248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          602                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20398373                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20398373                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51394805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51394805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51395309                       # number of overall hits
system.cpu.dcache.overall_hits::total        51395309                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       758013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         758013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       765928                       # number of overall misses
system.cpu.dcache.overall_misses::total        765928                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35979684000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35979684000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35979684000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35979684000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52152818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52152818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52161237                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52161237                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014684                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47465.787526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47465.787526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46975.282272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46975.282272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3457                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.149552                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       636853                       # number of writebacks
system.cpu.dcache.writebacks::total            636853                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52653                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52653                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       713270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       713270                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32971242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32971242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33802912999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33802912999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46743.849949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46743.849949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47391.468867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47391.468867                       # average overall mshr miss latency
system.cpu.dcache.replacements                 712250                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40755558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40755558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       419081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        419081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15331245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15331245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36583.011399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36583.011399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14475983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14475983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34582.312259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34582.312259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10639247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10639247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20648439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20648439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60922.069914                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60922.069914                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18495259000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18495259000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64496.221645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64496.221645                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    831670999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    831670999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105141.719216                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105141.719216                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.757975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52108655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            713274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.055593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.757975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105035900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105035900                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161334577000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
