Timing Analyzer report for Robot
Thu Oct 26 16:57:39 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 42. Fast 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Robot                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; IR_RECEIVE:u1|oDATA[0]                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { IR_RECEIVE:u1|oDATA[0] }                         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 157.41 MHz ; 157.41 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 186.6 MHz  ; 186.6 MHz       ; CLOCK_50                                       ;      ;
; 198.41 MHz ; 198.41 MHz      ; IR_RECEIVE:u1|oDATA[0]                         ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -4.733 ; -74.696       ;
; CLOCK_50                                       ; -1.388 ; -4.385        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 13.647 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; CLOCK_50                                       ; 0.403 ; 0.000         ;
; IR_RECEIVE:u1|oDATA[0]                         ; 1.085 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; 0.433 ; 0.000         ;
; CLOCK_50                                       ; 9.681 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.710 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                               ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -4.733 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.750      ;
; -4.708 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.731      ;
; -4.652 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.090      ; 8.662      ;
; -4.598 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.620      ;
; -4.582 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.599      ;
; -4.558 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.581      ;
; -4.552 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.166      ; 8.466      ;
; -4.509 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.090      ; 8.519      ;
; -4.508 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.530      ;
; -4.469 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.491      ;
; -4.455 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.477      ;
; -4.426 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.561      ;
; -4.409 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.166      ; 8.323      ;
; -4.358 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 8.379      ;
; -4.344 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.088      ; 8.352      ;
; -4.301 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.322      ;
; -4.297 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.946      ; 8.198      ;
; -4.293 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.165      ; 8.206      ;
; -4.286 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.302      ;
; -4.283 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.418      ;
; -4.273 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.290      ;
; -4.265 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.288      ;
; -4.264 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.164      ; 8.176      ;
; -4.263 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.089      ; 8.272      ;
; -4.262 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.279      ;
; -4.258 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.089      ; 8.267      ;
; -4.257 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.273      ;
; -4.248 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.271      ;
; -4.246 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.955      ; 8.154      ;
; -4.240 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.261      ;
; -4.216 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.090      ; 8.226      ;
; -4.207 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.228      ;
; -4.193 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.209      ;
; -4.171 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.192      ;
; -4.162 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.184      ;
; -4.155 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.177      ;
; -4.154 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.090      ; 8.164      ;
; -4.153 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.956      ; 8.209      ;
; -4.151 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 8.171      ;
; -4.147 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 8.162      ;
; -4.143 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.165      ; 8.056      ;
; -4.132 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.954      ; 8.177      ;
; -4.132 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.154      ;
; -4.130 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.164      ; 8.042      ;
; -4.122 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.946      ; 8.159      ;
; -4.120 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.951      ; 8.157      ;
; -4.117 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.133      ;
; -4.116 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.166      ; 8.030      ;
; -4.110 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.089      ; 8.119      ;
; -4.107 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.129      ;
; -4.088 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.110      ;
; -4.067 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.201      ;
; -4.066 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.954      ; 7.966      ;
; -4.043 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.166      ; 7.957      ;
; -4.038 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 8.171      ;
; -4.007 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.922      ; 8.011      ;
; -3.990 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.125      ;
; -3.989 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.184      ; 7.937      ;
; -3.975 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.996      ;
; -3.972 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.922      ; 7.986      ;
; -3.953 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.930      ; 8.088      ;
; -3.950 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.089      ; 7.959      ;
; -3.906 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.922      ;
; -3.903 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.955      ; 7.940      ;
; -3.896 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.089      ; 7.905      ;
; -3.887 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.165      ; 7.800      ;
; -3.879 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 8.013      ;
; -3.875 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.165      ; 7.788      ;
; -3.862 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.883      ;
; -3.860 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.876      ;
; -3.842 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.165      ; 7.755      ;
; -3.837 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.089      ; 7.846      ;
; -3.810 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.832      ;
; -3.783 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 7.803      ;
; -3.770 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.165      ; 7.683      ;
; -3.767 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 7.788      ;
; -3.728 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.862      ;
; -3.722 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.088      ; 7.730      ;
; -3.711 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 7.726      ;
; -3.661 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.795      ;
; -3.649 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.783      ;
; -3.557 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.929      ; 7.691      ;
; -3.340 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.928      ; 7.473      ;
; -2.020 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.500        ; 4.439      ; 6.037      ;
; -1.688 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.439      ; 6.205      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                       ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.388 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.704     ; 0.672      ;
; -0.731 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.615     ; 0.104      ;
; -0.567 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[7] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.451     ; 0.104      ;
; -0.567 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[1] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.451     ; 0.104      ;
; -0.566 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.450     ; 0.104      ;
; -0.566 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[0] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.450     ; 0.104      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.641 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.280      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.643 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.278      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.789 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.132      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.820 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.101      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
; 14.898 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.077     ; 5.023      ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 13.647 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.272      ;
; 13.692 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.227      ;
; 13.692 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.227      ;
; 13.805 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.114      ;
; 13.850 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.069      ;
; 13.850 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.069      ;
; 13.965 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.954      ;
; 14.010 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.909      ;
; 14.010 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.909      ;
; 14.126 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.793      ;
; 14.130 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.789      ;
; 14.137 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.782      ;
; 14.171 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.748      ;
; 14.171 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.748      ;
; 14.175 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.744      ;
; 14.175 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.744      ;
; 14.182 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.737      ;
; 14.182 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.737      ;
; 14.316 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.603      ;
; 14.361 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.558      ;
; 14.361 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.558      ;
; 14.555 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.357      ;
; 14.556 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.356      ;
; 14.559 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.353      ;
; 14.560 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.352      ;
; 14.561 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.351      ;
; 14.564 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.348      ;
; 14.583 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.329      ;
; 14.588 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.324      ;
; 14.592 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.320      ;
; 14.592 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.320      ;
; 14.593 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.319      ;
; 14.594 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.318      ;
; 14.597 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.315      ;
; 14.597 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.315      ;
; 14.598 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.314      ;
; 14.599 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.313      ;
; 14.618 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.294      ;
; 14.619 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.293      ;
; 14.623 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.289      ;
; 14.624 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.288      ;
; 14.670 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.242      ;
; 14.671 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.241      ;
; 14.674 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.238      ;
; 14.680 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.238      ;
; 14.698 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.214      ;
; 14.701 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.212      ;
; 14.706 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.207      ;
; 14.707 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.205      ;
; 14.707 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.205      ;
; 14.708 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.205      ;
; 14.708 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.204      ;
; 14.709 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.203      ;
; 14.713 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.200      ;
; 14.716 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.197      ;
; 14.717 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.196      ;
; 14.720 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.193      ;
; 14.721 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.192      ;
; 14.722 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.191      ;
; 14.725 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.193      ;
; 14.725 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.193      ;
; 14.725 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.188      ;
; 14.733 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.179      ;
; 14.734 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.178      ;
; 14.757 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.155      ;
; 14.758 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.154      ;
; 14.761 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.151      ;
; 14.775 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.138      ;
; 14.780 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.133      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.128      ;
; 14.783 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.130      ;
; 14.785 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.127      ;
; 14.788 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.125      ;
; 14.793 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[18]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.120      ;
; 14.794 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.118      ;
; 14.794 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.118      ;
; 14.795 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.117      ;
; 14.796 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.116      ;
; 14.798 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[18]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.115      ;
; 14.816 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[22]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.097      ;
; 14.816 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.097      ;
; 14.820 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.092      ;
; 14.821 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.091      ;
; 14.821 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[22]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.092      ;
; 14.823 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.090      ;
; 14.831 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.082      ;
; 14.832 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.081      ;
; 14.835 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.078      ;
; 14.854 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.058      ;
; 14.855 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.057      ;
; 14.858 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.054      ;
; 14.868 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.044      ;
; 14.869 ; IR_RECEIVE:u1|data_count[2]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.043      ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.402 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.427 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data_buf[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; IR_RECEIVE:u1|data_buf[19]    ; IR_RECEIVE:u1|oDATA[19]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data_buf[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.437 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.443 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.453 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data_buf[26]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.481 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.482 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.748      ;
; 0.560 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data_buf[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.575 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data_buf[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.588 ; IR_RECEIVE:u1|data_buf[9]     ; IR_RECEIVE:u1|oDATA[9]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.854      ;
; 0.594 ; IR_RECEIVE:u1|data_buf[11]    ; IR_RECEIVE:u1|oDATA[11]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.600 ; IR_RECEIVE:u1|data_buf[6]     ; IR_RECEIVE:u1|oDATA[6]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; IR_RECEIVE:u1|data_buf[30]    ; IR_RECEIVE:u1|oDATA[30]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; IR_RECEIVE:u1|data_buf[10]    ; IR_RECEIVE:u1|oDATA[10]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; IR_RECEIVE:u1|data_buf[27]    ; IR_RECEIVE:u1|oDATA[27]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.607 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data_buf[16]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.614 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|idle_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.620 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data_buf[15]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.886      ;
; 0.620 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data_buf[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.623 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data_buf[22]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.888      ;
; 0.642 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; IR_RECEIVE:u1|idle_count[7]   ; IR_RECEIVE:u1|idle_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data_buf[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; IR_RECEIVE:u1|state_count[15] ; IR_RECEIVE:u1|state_count[15]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; IR_RECEIVE:u1|state_count[2]  ; IR_RECEIVE:u1|state_count[2]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; IR_RECEIVE:u1|data_count[9]   ; IR_RECEIVE:u1|data_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.916      ;
; 0.652 ; IR_RECEIVE:u1|data_count[10]  ; IR_RECEIVE:u1|data_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.656 ; IR_RECEIVE:u1|idle_count[9]   ; IR_RECEIVE:u1|idle_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; IR_RECEIVE:u1|data_count[5]   ; IR_RECEIVE:u1|data_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; IR_RECEIVE:u1|idle_count[3]   ; IR_RECEIVE:u1|idle_count[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.664 ; IR_RECEIVE:u1|data_count[16]  ; IR_RECEIVE:u1|data_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; IR_RECEIVE:u1|data_count[12]  ; IR_RECEIVE:u1|data_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; IR_RECEIVE:u1|data_count[11]  ; IR_RECEIVE:u1|data_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; IR_RECEIVE:u1|data_count[4]   ; IR_RECEIVE:u1|data_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                          ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.403 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START          ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.429 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.IDLE           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.467 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.733      ;
; 0.595 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.081      ; 0.862      ;
; 0.655 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.682 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.716 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.982      ;
; 0.732 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 0.998      ;
; 0.914 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START          ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.079      ; 1.179      ;
; 0.948 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.214      ;
; 0.957 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.223      ;
; 0.970 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.083      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.985 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.987 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.987 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.083      ; 1.258      ;
; 0.990 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 0.992 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.999 ; send[7]                        ; uart_tx:uart_tx_u|data_to_send_temp[7] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.146     ; 0.069      ;
; 0.999 ; send[3]                        ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.146     ; 0.069      ;
; 0.999 ; send[0]                        ; uart_tx:uart_tx_u|data_to_send_temp[0] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.146     ; 0.069      ;
; 0.999 ; send[1]                        ; uart_tx:uart_tx_u|data_to_send_temp[1] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.146     ; 0.069      ;
; 1.065 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.331      ;
; 1.086 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.352      ;
; 1.089 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.080      ; 1.355      ;
; 1.091 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.083      ; 1.360      ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                               ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; 1.085 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.649      ; 5.966      ;
; 1.404 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; -0.500       ; 4.649      ; 5.805      ;
; 2.364 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.295      ;
; 2.373 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.050      ;
; 2.409 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.340      ;
; 2.442 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.284      ;
; 2.443 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.374      ;
; 2.450 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.381      ;
; 2.486 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.882      ; 7.438      ;
; 2.498 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.340      ;
; 2.549 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.391      ;
; 2.555 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.232      ;
; 2.624 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.466      ;
; 2.635 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.312      ;
; 2.671 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.349      ;
; 2.676 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.353      ;
; 2.677 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.862      ; 7.609      ;
; 2.696 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.627      ;
; 2.705 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.382      ;
; 2.706 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.862      ; 7.638      ;
; 2.719 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.397      ;
; 2.743 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.674      ;
; 2.756 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.634      ; 7.460      ;
; 2.769 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.636      ; 7.475      ;
; 2.780 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.457      ;
; 2.787 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.464      ;
; 2.799 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.730      ;
; 2.811 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.861      ; 7.742      ;
; 2.839 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.517      ;
; 2.843 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.521      ;
; 2.851 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.529      ;
; 2.856 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.698      ;
; 2.863 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.705      ;
; 2.871 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.548      ;
; 2.879 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.557      ;
; 2.920 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.600      ; 7.590      ;
; 2.952 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.636      ; 7.658      ;
; 2.955 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.773      ; 7.798      ;
; 2.990 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.832      ;
; 2.993 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.773      ; 7.836      ;
; 2.994 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.672      ;
; 3.000 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.632      ; 7.702      ;
; 3.002 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.626      ; 7.698      ;
; 3.008 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.626      ; 7.704      ;
; 3.012 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.637      ; 7.719      ;
; 3.014 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.862      ; 7.946      ;
; 3.015 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.600      ; 7.685      ;
; 3.016 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.634      ; 7.720      ;
; 3.025 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.702      ;
; 3.031 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.709      ;
; 3.037 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.714      ;
; 3.059 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.772      ; 7.901      ;
; 3.074 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.752      ;
; 3.076 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 7.755      ;
; 3.079 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 7.758      ;
; 3.079 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.757      ;
; 3.082 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.760      ;
; 3.083 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.760      ;
; 3.096 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.773      ;
; 3.119 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 7.796      ;
; 3.123 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 7.802      ;
; 3.133 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.811      ;
; 3.144 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.822      ;
; 3.159 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.862      ; 8.091      ;
; 3.179 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.857      ;
; 3.180 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.858      ;
; 3.185 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 7.864      ;
; 3.201 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.879      ;
; 3.204 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.882      ;
; 3.221 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.899      ;
; 3.226 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.904      ;
; 3.261 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 7.939      ;
; 3.301 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.773      ; 8.144      ;
; 3.333 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 8.010      ;
; 3.339 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 8.017      ;
; 3.402 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 8.079      ;
; 3.431 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 8.110      ;
; 3.446 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.773      ; 8.289      ;
; 3.467 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 8.146      ;
; 3.475 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.607      ; 8.152      ;
; 3.484 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 8.162      ;
; 3.569 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 8.247      ;
; 3.576 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 8.255      ;
; 3.604 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.609      ; 8.283      ;
; 3.707 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.608      ; 8.385      ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 172.8 MHz  ; 172.8 MHz       ; u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 202.31 MHz ; 202.31 MHz      ; CLOCK_50                                       ;      ;
; 224.32 MHz ; 224.32 MHz      ; IR_RECEIVE:u1|oDATA[0]                         ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -4.480 ; -71.316       ;
; CLOCK_50                                       ; -1.160 ; -3.324        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 14.213 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.354 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
; IR_RECEIVE:u1|oDATA[0]                         ; 1.168 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; 0.374 ; 0.000         ;
; CLOCK_50                                       ; 9.688 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.711 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -4.480 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 8.097      ;
; -4.431 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.604      ; 8.036      ;
; -4.391 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 8.009      ;
; -4.389 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 8.004      ;
; -4.359 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.976      ;
; -4.334 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.676      ; 7.880      ;
; -4.327 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.943      ;
; -4.310 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.604      ; 7.915      ;
; -4.270 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 7.888      ;
; -4.268 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 7.883      ;
; -4.235 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.952      ;
; -4.229 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.845      ;
; -4.221 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.602      ; 7.824      ;
; -4.213 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.676      ; 7.759      ;
; -4.189 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.455      ; 7.804      ;
; -4.152 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.471      ; 7.661      ;
; -4.150 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.767      ;
; -4.128 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.742      ;
; -4.128 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.675      ; 7.673      ;
; -4.118 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.603      ; 7.722      ;
; -4.117 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.481      ; 7.625      ;
; -4.114 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.831      ;
; -4.107 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.603      ; 7.711      ;
; -4.099 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.716      ;
; -4.085 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.674      ; 7.629      ;
; -4.084 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.701      ;
; -4.066 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.680      ;
; -4.052 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.669      ;
; -4.050 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.604      ; 7.655      ;
; -4.031 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.648      ;
; -4.030 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.644      ;
; -4.015 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.477      ; 7.647      ;
; -4.015 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.631      ;
; -4.012 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.628      ;
; -4.010 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 7.628      ;
; -4.008 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.625      ;
; -4.008 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 7.623      ;
; -4.007 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.623      ;
; -4.002 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.615      ;
; -3.983 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.675      ; 7.528      ;
; -3.970 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.603      ; 7.574      ;
; -3.959 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.604      ; 7.564      ;
; -3.953 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.676      ; 7.499      ;
; -3.941 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.657      ;
; -3.940 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.480      ; 7.446      ;
; -3.931 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.547      ;
; -3.927 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.541      ;
; -3.919 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 7.537      ;
; -3.917 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.458      ; 7.532      ;
; -3.904 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.674      ; 7.448      ;
; -3.901 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.480      ; 7.542      ;
; -3.898 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.455      ; 7.613      ;
; -3.897 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.451      ; 7.510      ;
; -3.895 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.482      ; 7.546      ;
; -3.881 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.451      ; 7.484      ;
; -3.876 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.471      ; 7.508      ;
; -3.862 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.676      ; 7.408      ;
; -3.854 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.571      ;
; -3.849 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.694      ; 7.428      ;
; -3.839 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.603      ; 7.443      ;
; -3.804 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.481      ; 7.437      ;
; -3.780 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.496      ;
; -3.770 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.387      ;
; -3.763 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.480      ;
; -3.754 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.371      ;
; -3.746 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.360      ;
; -3.736 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.603      ; 7.340      ;
; -3.699 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.603      ; 7.303      ;
; -3.668 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.675      ; 7.213      ;
; -3.661 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.675      ; 7.206      ;
; -3.658 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.457      ; 7.272      ;
; -3.629 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.345      ;
; -3.623 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.675      ; 7.168      ;
; -3.608 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.224      ;
; -3.583 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.199      ;
; -3.567 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.455      ; 7.182      ;
; -3.554 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.675      ; 7.099      ;
; -3.522 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.602      ; 7.125      ;
; -3.481 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.197      ;
; -3.479 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.092      ;
; -3.474 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.190      ;
; -3.381 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.456      ; 7.097      ;
; -3.181 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 3.455      ; 6.896      ;
; -1.729 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.500        ; 4.020      ; 5.430      ;
; -1.612 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 4.020      ; 5.813      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.160 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.535     ; 0.614      ;
; -0.554 ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.453     ; 0.090      ;
; -0.403 ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[7] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.302     ; 0.090      ;
; -0.403 ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[1] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.302     ; 0.090      ;
; -0.402 ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.301     ; 0.090      ;
; -0.402 ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[0] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -1.301     ; 0.090      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.057 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.874      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.100 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.831      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.230 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.701      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.242 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.689      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.302 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.068     ; 4.629      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
; 15.332 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.071     ; 4.596      ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.213 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.715      ;
; 14.229 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.699      ;
; 14.229 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.699      ;
; 14.396 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.532      ;
; 14.412 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.516      ;
; 14.412 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.516      ;
; 14.545 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.383      ;
; 14.561 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.367      ;
; 14.561 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.367      ;
; 14.663 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.265      ;
; 14.679 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.249      ;
; 14.679 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.249      ;
; 14.741 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.187      ;
; 14.745 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.183      ;
; 14.757 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.171      ;
; 14.757 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.171      ;
; 14.761 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.167      ;
; 14.761 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.167      ;
; 14.878 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.050      ;
; 14.894 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.034      ;
; 14.894 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.034      ;
; 15.069 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.854      ;
; 15.069 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.854      ;
; 15.070 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.853      ;
; 15.070 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.853      ;
; 15.073 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.850      ;
; 15.073 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.850      ;
; 15.095 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.828      ;
; 15.095 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.828      ;
; 15.104 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.819      ;
; 15.104 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.819      ;
; 15.105 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.818      ;
; 15.105 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.818      ;
; 15.105 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.818      ;
; 15.105 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.818      ;
; 15.106 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.817      ;
; 15.106 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.817      ;
; 15.129 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.794      ;
; 15.129 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.794      ;
; 15.130 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.793      ;
; 15.130 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.793      ;
; 15.147 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.780      ;
; 15.157 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.766      ;
; 15.158 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.765      ;
; 15.161 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.762      ;
; 15.163 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.764      ;
; 15.163 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.764      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.164 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.757      ;
; 15.183 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.740      ;
; 15.192 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.731      ;
; 15.193 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.730      ;
; 15.193 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.730      ;
; 15.194 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.729      ;
; 15.203 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.720      ;
; 15.203 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.720      ;
; 15.204 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.719      ;
; 15.204 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.719      ;
; 15.214 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.709      ;
; 15.214 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.709      ;
; 15.216 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.707      ;
; 15.216 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.707      ;
; 15.217 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.706      ;
; 15.218 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.705      ;
; 15.220 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.703      ;
; 15.220 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.703      ;
; 15.237 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.686      ;
; 15.238 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.685      ;
; 15.241 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.682      ;
; 15.263 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.660      ;
; 15.264 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.659      ;
; 15.264 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.659      ;
; 15.272 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.651      ;
; 15.273 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.650      ;
; 15.273 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.650      ;
; 15.274 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.649      ;
; 15.274 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.649      ;
; 15.274 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.649      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.275 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.647      ;
; 15.286 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[18]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.637      ;
; 15.286 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[18]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.637      ;
; 15.291 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.632      ;
; 15.292 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.631      ;
; 15.297 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.626      ;
; 15.298 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.625      ;
; 15.302 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.621      ;
; 15.304 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.619      ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                           ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.354 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START          ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.387 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.IDLE           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.630      ;
; 0.429 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.672      ;
; 0.542 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.073      ; 0.786      ;
; 0.599 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.624 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.658 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.901      ;
; 0.669 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 0.912      ;
; 0.841 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START          ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.083      ;
; 0.874 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.882 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.074      ; 1.127      ;
; 0.883 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 1.126      ;
; 0.885 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; send[3]                        ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.029     ; 0.062      ;
; 0.890 ; send[0]                        ; uart_tx:uart_tx_u|data_to_send_temp[0] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.029     ; 0.062      ;
; 0.891 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; send[7]                        ; uart_tx:uart_tx_u|data_to_send_temp[7] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.030     ; 0.062      ;
; 0.891 ; send[1]                        ; uart_tx:uart_tx_u|data_to_send_temp[1] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -1.030     ; 0.062      ;
; 0.892 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.900 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.074      ; 1.145      ;
; 0.900 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.143      ;
; 0.902 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.144      ;
; 0.903 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.145      ;
; 0.903 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.979 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.072      ; 1.222      ;
; 0.981 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.074      ; 1.226      ;
; 0.984 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.226      ;
; 0.984 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.071      ; 1.226      ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.387 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.396 ; IR_RECEIVE:u1|data_buf[19]    ; IR_RECEIVE:u1|oDATA[19]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data_buf[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data_buf[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.401 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.417 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data_buf[26]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.435 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.678      ;
; 0.435 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.678      ;
; 0.513 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data_buf[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.527 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data_buf[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.544 ; IR_RECEIVE:u1|data_buf[9]     ; IR_RECEIVE:u1|oDATA[9]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.786      ;
; 0.548 ; IR_RECEIVE:u1|data_buf[30]    ; IR_RECEIVE:u1|oDATA[30]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; IR_RECEIVE:u1|data_buf[11]    ; IR_RECEIVE:u1|oDATA[11]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; IR_RECEIVE:u1|data_buf[6]     ; IR_RECEIVE:u1|oDATA[6]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; IR_RECEIVE:u1|data_buf[27]    ; IR_RECEIVE:u1|oDATA[27]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; IR_RECEIVE:u1|data_buf[10]    ; IR_RECEIVE:u1|oDATA[10]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.794      ;
; 0.564 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data_buf[16]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.806      ;
; 0.568 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|idle_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data_buf[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.572 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data_buf[15]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.814      ;
; 0.573 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data_buf[22]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.584 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; IR_RECEIVE:u1|idle_count[7]   ; IR_RECEIVE:u1|idle_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; IR_RECEIVE:u1|state_count[15] ; IR_RECEIVE:u1|state_count[15]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data_buf[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; IR_RECEIVE:u1|state_count[2]  ; IR_RECEIVE:u1|state_count[2]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; IR_RECEIVE:u1|data_count[9]   ; IR_RECEIVE:u1|data_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.596 ; IR_RECEIVE:u1|data_count[10]  ; IR_RECEIVE:u1|data_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.839      ;
; 0.601 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; IR_RECEIVE:u1|idle_count[9]   ; IR_RECEIVE:u1|idle_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; IR_RECEIVE:u1|idle_count[3]   ; IR_RECEIVE:u1|idle_count[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; IR_RECEIVE:u1|data_count[5]   ; IR_RECEIVE:u1|data_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; IR_RECEIVE:u1|data_count[4]   ; IR_RECEIVE:u1|data_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; IR_RECEIVE:u1|data_count[16]  ; IR_RECEIVE:u1|data_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; IR_RECEIVE:u1|data_count[14]  ; IR_RECEIVE:u1|data_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; IR_RECEIVE:u1|data_count[12]  ; IR_RECEIVE:u1|data_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; 1.168 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.209      ; 5.590      ;
; 1.279 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; -0.500       ; 4.209      ; 5.221      ;
; 2.250 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.614      ;
; 2.273 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.059      ; 6.402      ;
; 2.298 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 6.580      ;
; 2.298 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.662      ;
; 2.318 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.314      ; 6.702      ;
; 2.321 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.211      ; 6.602      ;
; 2.323 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.687      ;
; 2.334 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.698      ;
; 2.354 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 6.636      ;
; 2.430 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.560      ;
; 2.471 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.835      ;
; 2.477 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.841      ;
; 2.489 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 6.771      ;
; 2.490 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.854      ;
; 2.518 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.648      ;
; 2.554 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.684      ;
; 2.559 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.059      ; 6.688      ;
; 2.566 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.293      ; 6.929      ;
; 2.566 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.696      ;
; 2.570 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.700      ;
; 2.572 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.702      ;
; 2.573 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.084      ; 6.727      ;
; 2.578 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 6.942      ;
; 2.582 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.293      ; 6.945      ;
; 2.584 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.086      ; 6.740      ;
; 2.606 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.737      ;
; 2.610 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.741      ;
; 2.614 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 6.896      ;
; 2.629 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.759      ;
; 2.639 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.769      ;
; 2.643 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 6.925      ;
; 2.698 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.053      ; 6.821      ;
; 2.708 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.839      ;
; 2.727 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.086      ; 6.883      ;
; 2.733 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 7.015      ;
; 2.741 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.872      ;
; 2.751 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 7.033      ;
; 2.752 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 7.034      ;
; 2.772 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.081      ; 6.923      ;
; 2.772 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.075      ; 6.917      ;
; 2.774 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.904      ;
; 2.774 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 7.138      ;
; 2.793 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.923      ;
; 2.798 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.928      ;
; 2.801 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.053      ; 6.924      ;
; 2.802 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.211      ; 7.083      ;
; 2.802 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.059      ; 6.931      ;
; 2.838 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.968      ;
; 2.841 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.971      ;
; 2.844 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.974      ;
; 2.846 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.976      ;
; 2.847 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.978      ;
; 2.852 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 6.982      ;
; 2.859 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.075      ; 7.004      ;
; 2.863 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.994      ;
; 2.864 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.084      ; 7.018      ;
; 2.865 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.996      ;
; 2.866 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 6.997      ;
; 2.885 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.016      ;
; 2.887 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.086      ; 7.043      ;
; 2.920 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.294      ; 7.284      ;
; 2.949 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.080      ;
; 2.955 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.086      ;
; 2.958 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.089      ;
; 2.962 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.093      ;
; 2.975 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.105      ;
; 2.985 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.116      ;
; 2.994 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.124      ;
; 3.003 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.134      ;
; 3.004 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.135      ;
; 3.036 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 7.318      ;
; 3.077 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.207      ;
; 3.079 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.059      ; 7.208      ;
; 3.150 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.281      ;
; 3.182 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.212      ; 7.464      ;
; 3.193 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.323      ;
; 3.197 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.327      ;
; 3.223 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.353      ;
; 3.278 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.408      ;
; 3.288 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.419      ;
; 3.296 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.427      ;
; 3.424 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.060      ; 7.554      ;
; 3.434 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 4.061      ; 7.565      ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; -2.109 ; -33.692       ;
; CLOCK_50                                       ; -0.161 ; -0.161        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 16.850 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; CLOCK_50                                       ; 0.182 ; 0.000         ;
; IR_RECEIVE:u1|oDATA[0]                         ; 0.447 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; IR_RECEIVE:u1|oDATA[0]                         ; 0.361 ; 0.000         ;
; CLOCK_50                                       ; 9.265 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.781 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; -2.109 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.720      ;
; -2.104 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.716      ;
; -2.081 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.683      ;
; -2.046 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.657      ;
; -2.041 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.653      ;
; -2.039 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.650      ;
; -2.038 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.650      ;
; -2.027 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.638      ;
; -2.018 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.620      ;
; -2.001 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.549      ;
; -1.975 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.587      ;
; -1.949 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.560      ;
; -1.938 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.486      ;
; -1.934 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.609      ;
; -1.926 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.115      ; 4.556      ;
; -1.920 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.111      ; 4.543      ;
; -1.920 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.113      ; 4.546      ;
; -1.913 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.111      ; 4.460      ;
; -1.912 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.523      ;
; -1.907 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.519      ;
; -1.907 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.519      ;
; -1.906 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.517      ;
; -1.904 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.506      ;
; -1.901 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.513      ;
; -1.890 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.115      ; 4.440      ;
; -1.884 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.486      ;
; -1.884 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.486      ;
; -1.878 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.480      ;
; -1.871 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.546      ;
; -1.867 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.415      ;
; -1.864 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.476      ;
; -1.863 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.411      ;
; -1.860 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.110      ; 4.477      ;
; -1.859 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.407      ;
; -1.857 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.468      ;
; -1.852 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.464      ;
; -1.849 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.097      ; 4.454      ;
; -1.849 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.461      ;
; -1.842 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.454      ;
; -1.841 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.453      ;
; -1.835 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.447      ;
; -1.830 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.442      ;
; -1.811 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.113      ; 4.357      ;
; -1.811 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.423      ;
; -1.804 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.415      ;
; -1.804 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.352      ;
; -1.803 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.415      ;
; -1.798 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.346      ;
; -1.792 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.403      ;
; -1.789 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.337      ;
; -1.781 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.383      ;
; -1.780 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.382      ;
; -1.780 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.392      ;
; -1.765 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.218      ; 4.333      ;
; -1.764 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.097      ; 4.373      ;
; -1.752 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.364      ;
; -1.737 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.412      ;
; -1.735 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.410      ;
; -1.731 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.406      ;
; -1.731 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.406      ;
; -1.716 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.115      ; 4.338      ;
; -1.689 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.301      ;
; -1.660 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.272      ;
; -1.628 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.230      ;
; -1.620 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.222      ;
; -1.602 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.277      ;
; -1.579 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.191      ;
; -1.573 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.185      ;
; -1.558 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.233      ;
; -1.556 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.158      ;
; -1.509 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.057      ;
; -1.502 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.050      ;
; -1.491 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 4.039      ;
; -1.451 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.063      ;
; -1.446 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.057      ;
; -1.444 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.055      ;
; -1.443 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.102      ; 4.055      ;
; -1.443 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.208      ; 3.991      ;
; -1.421 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.170      ; 4.023      ;
; -1.381 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.056      ;
; -1.374 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 4.049      ;
; -1.256 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 3.931      ;
; -1.198 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.101      ; 3.873      ;
; -1.091 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.500        ; 2.228      ; 3.355      ;
; -0.239 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 1.000        ; 2.228      ; 3.003      ;
+--------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.161 ; send[4]                     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.834     ; 0.304      ;
; 0.134  ; send[5]                     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.793     ; 0.050      ;
; 0.205  ; send[7]                     ; uart_tx:uart_tx_u|data_to_send_temp[7] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.722     ; 0.050      ;
; 0.205  ; send[1]                     ; uart_tx:uart_tx_u|data_to_send_temp[1] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.722     ; 0.050      ;
; 0.206  ; send[3]                     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.721     ; 0.050      ;
; 0.206  ; send[0]                     ; uart_tx:uart_tx_u|data_to_send_temp[0] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 1.000        ; -0.721     ; 0.050      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.573      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.432 ; uart_tx:uart_tx_u|count[12] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.517      ;
; 17.459 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.488      ;
; 17.461 ; uart_tx:uart_tx_u|count[5]  ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.040     ; 2.486      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.470 ; uart_tx:uart_tx_u|count[15] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.479      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.499 ; uart_tx:uart_tx_u|count[6]  ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.450      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.505 ; uart_tx:uart_tx_u|count[10] ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.444      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
; 17.510 ; uart_tx:uart_tx_u|count[7]  ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 20.000       ; -0.038     ; 2.439      ;
+--------+-----------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 16.850 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.096      ;
; 16.872 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.074      ;
; 16.872 ; IR_RECEIVE:u1|state_count[3] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.074      ;
; 16.934 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.012      ;
; 16.956 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.990      ;
; 16.956 ; IR_RECEIVE:u1|state_count[2] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.990      ;
; 17.016 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.930      ;
; 17.038 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.908      ;
; 17.038 ; IR_RECEIVE:u1|state_count[0] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.908      ;
; 17.086 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.860      ;
; 17.087 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.859      ;
; 17.088 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.858      ;
; 17.108 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.838      ;
; 17.108 ; IR_RECEIVE:u1|state_count[6] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.838      ;
; 17.109 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; IR_RECEIVE:u1|state_count[1] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.837      ;
; 17.110 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.836      ;
; 17.110 ; IR_RECEIVE:u1|state_count[5] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.836      ;
; 17.183 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.763      ;
; 17.205 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.741      ;
; 17.205 ; IR_RECEIVE:u1|state_count[4] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.741      ;
; 17.315 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.627      ;
; 17.316 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.626      ;
; 17.316 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.626      ;
; 17.317 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.625      ;
; 17.319 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.623      ;
; 17.320 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.622      ;
; 17.335 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.607      ;
; 17.335 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.607      ;
; 17.336 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.606      ;
; 17.336 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.606      ;
; 17.336 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.606      ;
; 17.336 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.606      ;
; 17.337 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.605      ;
; 17.337 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.605      ;
; 17.345 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.GUIDANCE ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.600      ;
; 17.346 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.596      ;
; 17.347 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.595      ;
; 17.354 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.588      ;
; 17.355 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.587      ;
; 17.355 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.587      ;
; 17.356 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.586      ;
; 17.367 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.DATAREAD ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.578      ;
; 17.367 ; IR_RECEIVE:u1|state_count[9] ; IR_RECEIVE:u1|state.IDLE     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.578      ;
; 17.392 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.550      ;
; 17.393 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.549      ;
; 17.396 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.546      ;
; 17.412 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.531      ;
; 17.412 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.530      ;
; 17.412 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.530      ;
; 17.413 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.529      ;
; 17.413 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.529      ;
; 17.413 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[27]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.530      ;
; 17.417 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.526      ;
; 17.417 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.526      ;
; 17.418 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[28]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[20]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.525      ;
; 17.423 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.519      ;
; 17.424 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.519      ;
; 17.425 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[25]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.517      ;
; 17.425 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[21]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.518      ;
; 17.426 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[13]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.516      ;
; 17.429 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[23]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.513      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.513      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.430 ; IR_RECEIVE:u1|data[31]       ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.509      ;
; 17.431 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[10]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.511      ;
; 17.431 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[4]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.512      ;
; 17.432 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.510      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.435 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.503      ;
; 17.442 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.501      ;
; 17.443 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[29]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.500      ;
; 17.445 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.498      ;
; 17.445 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[14]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.497      ;
; 17.445 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[26]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.497      ;
; 17.446 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[9]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.496      ;
; 17.446 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[24]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.496      ;
; 17.446 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[30]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.497      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.452 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[0]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.489      ;
; 17.456 ; IR_RECEIVE:u1|data_count[5]  ; IR_RECEIVE:u1|data[7]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.486      ;
+--------+------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.181 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data_buf[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; IR_RECEIVE:u1|data_buf[19]    ; IR_RECEIVE:u1|oDATA[19]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data_buf[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.200 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data_buf[26]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.224 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.350      ;
; 0.225 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.351      ;
; 0.251 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data_buf[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.377      ;
; 0.255 ; IR_RECEIVE:u1|data_buf[9]     ; IR_RECEIVE:u1|oDATA[9]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.257 ; IR_RECEIVE:u1|data_buf[11]    ; IR_RECEIVE:u1|oDATA[11]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.383      ;
; 0.260 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data_buf[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.262 ; IR_RECEIVE:u1|data_buf[6]     ; IR_RECEIVE:u1|oDATA[6]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; IR_RECEIVE:u1|data_buf[30]    ; IR_RECEIVE:u1|oDATA[30]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; IR_RECEIVE:u1|data_buf[10]    ; IR_RECEIVE:u1|oDATA[10]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; IR_RECEIVE:u1|data_buf[27]    ; IR_RECEIVE:u1|oDATA[27]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data_buf[16]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data_buf[15]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data_buf[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data_buf[22]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.396      ;
; 0.273 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|idle_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.277 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data_buf[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.402      ;
; 0.291 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; IR_RECEIVE:u1|idle_count[7]   ; IR_RECEIVE:u1|idle_count[7]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; IR_RECEIVE:u1|state_count[15] ; IR_RECEIVE:u1|state_count[15]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; IR_RECEIVE:u1|state_count[2]  ; IR_RECEIVE:u1|state_count[2]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; IR_RECEIVE:u1|data_count[9]   ; IR_RECEIVE:u1|data_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; IR_RECEIVE:u1|data_count[10]  ; IR_RECEIVE:u1|data_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.299 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; IR_RECEIVE:u1|idle_count[9]   ; IR_RECEIVE:u1|idle_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; IR_RECEIVE:u1|idle_count[3]   ; IR_RECEIVE:u1|idle_count[3]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; IR_RECEIVE:u1|data_count[5]   ; IR_RECEIVE:u1|data_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; IR_RECEIVE:u1|data_count[16]  ; IR_RECEIVE:u1|data_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; IR_RECEIVE:u1|data_count[14]  ; IR_RECEIVE:u1|data_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; IR_RECEIVE:u1|data_count[11]  ; IR_RECEIVE:u1|data_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; IR_RECEIVE:u1|data_count[1]   ; IR_RECEIVE:u1|data_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                           ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.182 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START          ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.198 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.IDLE           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.323      ;
; 0.208 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.333      ;
; 0.256 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.DATA           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.042      ; 0.382      ;
; 0.298 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.311 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.337 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.462      ;
; 0.342 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP           ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.467      ;
; 0.408 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START          ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.040      ; 0.532      ;
; 0.432 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.557      ;
; 0.438 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.444 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.044      ; 0.572      ;
; 0.448 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.458 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]             ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.476 ; send[3]                        ; uart_tx:uart_tx_u|data_to_send_temp[3] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -0.559     ; 0.031      ;
; 0.476 ; send[0]                        ; uart_tx:uart_tx_u|data_to_send_temp[0] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -0.559     ; 0.031      ;
; 0.477 ; send[7]                        ; uart_tx:uart_tx_u|data_to_send_temp[7] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -0.560     ; 0.031      ;
; 0.477 ; send[1]                        ; uart_tx:uart_tx_u|data_to_send_temp[1] ; IR_RECEIVE:u1|oDATA[0] ; CLOCK_50    ; 0.000        ; -0.560     ; 0.031      ;
; 0.483 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.608      ;
; 0.493 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.618      ;
; 0.496 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.041      ; 0.621      ;
; 0.507 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[17]            ; CLOCK_50               ; CLOCK_50    ; 0.000        ; 0.044      ; 0.635      ;
+-------+--------------------------------+----------------------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IR_RECEIVE:u1|oDATA[0]'                                                                                                                ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node       ; Launch Clock                                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+
; 0.447 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.335      ; 2.887      ;
; 0.981 ; IR_RECEIVE:u1|oDATA[16] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.510      ;
; 1.009 ; IR_RECEIVE:u1|oDATA[19] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.651      ;
; 1.012 ; IR_RECEIVE:u1|oDATA[27] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.613      ;
; 1.046 ; IR_RECEIVE:u1|oDATA[16] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.647      ;
; 1.047 ; IR_RECEIVE:u1|oDATA[20] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.573      ; 3.690      ;
; 1.048 ; IR_RECEIVE:u1|oDATA[27] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.690      ;
; 1.049 ; IR_RECEIVE:u1|oDATA[24] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.691      ;
; 1.053 ; IR_RECEIVE:u1|oDATA[24] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.582      ;
; 1.057 ; IR_RECEIVE:u1|oDATA[19] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.586      ;
; 1.060 ; IR_RECEIVE:u1|oDATA[26] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.702      ;
; 1.064 ; IR_RECEIVE:u1|oDATA[3]  ; prev_data[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.583      ; 3.717      ;
; 1.073 ; IR_RECEIVE:u1|oDATA[17] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.715      ;
; 1.074 ; IR_RECEIVE:u1|oDATA[16] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.716      ;
; 1.081 ; IR_RECEIVE:u1|oDATA[26] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.682      ;
; 1.100 ; IR_RECEIVE:u1|oDATA[23] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.573      ; 3.743      ;
; 1.104 ; IR_RECEIVE:u1|oDATA[25] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.634      ;
; 1.105 ; IR_RECEIVE:u1|oDATA[27] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.634      ;
; 1.112 ; IR_RECEIVE:u1|oDATA[18] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.754      ;
; 1.118 ; IR_RECEIVE:u1|oDATA[16] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.648      ;
; 1.118 ; IR_RECEIVE:u1|oDATA[24] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.719      ;
; 1.123 ; IR_RECEIVE:u1|oDATA[25] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.572      ; 3.765      ;
; 1.125 ; IR_RECEIVE:u1|oDATA[25] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.726      ;
; 1.136 ; IR_RECEIVE:u1|oDATA[16] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.665      ;
; 1.139 ; IR_RECEIVE:u1|oDATA[26] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.669      ;
; 1.142 ; IR_RECEIVE:u1|oDATA[16] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.672      ;
; 1.155 ; IR_RECEIVE:u1|oDATA[19] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.684      ;
; 1.163 ; IR_RECEIVE:u1|oDATA[26] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.692      ;
; 1.176 ; IR_RECEIVE:u1|oDATA[17] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.705      ;
; 1.179 ; IR_RECEIVE:u1|oDATA[7]  ; prev_data[7]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.473      ; 3.722      ;
; 1.180 ; IR_RECEIVE:u1|oDATA[6]  ; prev_data[6]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.474      ; 3.724      ;
; 1.190 ; IR_RECEIVE:u1|oDATA[24] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.720      ;
; 1.196 ; IR_RECEIVE:u1|oDATA[20] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.726      ;
; 1.197 ; IR_RECEIVE:u1|oDATA[25] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.727      ;
; 1.203 ; IR_RECEIVE:u1|oDATA[27] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.732      ;
; 1.205 ; IR_RECEIVE:u1|oDATA[20] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.532      ; 3.807      ;
; 1.207 ; IR_RECEIVE:u1|oDATA[27] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.737      ;
; 1.208 ; IR_RECEIVE:u1|oDATA[24] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.737      ;
; 1.214 ; IR_RECEIVE:u1|oDATA[24] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.744      ;
; 1.215 ; IR_RECEIVE:u1|oDATA[18] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.744      ;
; 1.216 ; IR_RECEIVE:u1|oDATA[8]  ; prev_data[8]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.455      ; 3.741      ;
; 1.219 ; IR_RECEIVE:u1|oDATA[17] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.820      ;
; 1.222 ; IR_RECEIVE:u1|oDATA[19] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.752      ;
; 1.226 ; IR_RECEIVE:u1|oDATA[25] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.755      ;
; 1.236 ; IR_RECEIVE:u1|oDATA[19] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.837      ;
; 1.237 ; IR_RECEIVE:u1|oDATA[5]  ; prev_data[5]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.474      ; 3.781      ;
; 1.238 ; IR_RECEIVE:u1|oDATA[9]  ; prev_data[9]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.455      ; 3.763      ;
; 1.239 ; IR_RECEIVE:u1|oDATA[22] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.573      ; 3.882      ;
; 1.240 ; IR_RECEIVE:u1|oDATA[20] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 3.771      ;
; 1.246 ; IR_RECEIVE:u1|oDATA[18] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.531      ; 3.847      ;
; 1.249 ; IR_RECEIVE:u1|oDATA[23] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.779      ;
; 1.251 ; IR_RECEIVE:u1|oDATA[2]  ; prev_data[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.469      ; 3.790      ;
; 1.256 ; IR_RECEIVE:u1|oDATA[25] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.785      ;
; 1.257 ; IR_RECEIVE:u1|oDATA[26] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.787      ;
; 1.258 ; IR_RECEIVE:u1|oDATA[23] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.532      ; 3.860      ;
; 1.266 ; IR_RECEIVE:u1|oDATA[0]  ; prev_data[0]  ; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0] ; -0.500       ; 2.335      ; 3.226      ;
; 1.267 ; IR_RECEIVE:u1|oDATA[10] ; prev_data[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.470      ; 3.807      ;
; 1.267 ; IR_RECEIVE:u1|oDATA[18] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.797      ;
; 1.275 ; IR_RECEIVE:u1|oDATA[11] ; prev_data[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.475      ; 3.820      ;
; 1.279 ; IR_RECEIVE:u1|oDATA[20] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 3.810      ;
; 1.284 ; IR_RECEIVE:u1|oDATA[27] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.814      ;
; 1.285 ; IR_RECEIVE:u1|oDATA[4]  ; prev_data[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.473      ; 3.828      ;
; 1.287 ; IR_RECEIVE:u1|oDATA[1]  ; prev_data[1]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.469      ; 3.826      ;
; 1.291 ; IR_RECEIVE:u1|oDATA[17] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.821      ;
; 1.293 ; IR_RECEIVE:u1|oDATA[23] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 3.824      ;
; 1.299 ; IR_RECEIVE:u1|oDATA[20] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.829      ;
; 1.300 ; IR_RECEIVE:u1|oDATA[18] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.830      ;
; 1.317 ; IR_RECEIVE:u1|oDATA[21] ; send[4]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.573      ; 3.960      ;
; 1.332 ; IR_RECEIVE:u1|oDATA[23] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 3.863      ;
; 1.335 ; IR_RECEIVE:u1|oDATA[17] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.865      ;
; 1.352 ; IR_RECEIVE:u1|oDATA[23] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.882      ;
; 1.362 ; IR_RECEIVE:u1|oDATA[19] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.892      ;
; 1.388 ; IR_RECEIVE:u1|oDATA[22] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.918      ;
; 1.397 ; IR_RECEIVE:u1|oDATA[22] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.532      ; 3.999      ;
; 1.409 ; IR_RECEIVE:u1|oDATA[26] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.938      ;
; 1.419 ; IR_RECEIVE:u1|oDATA[18] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 3.948      ;
; 1.432 ; IR_RECEIVE:u1|oDATA[22] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 3.963      ;
; 1.466 ; IR_RECEIVE:u1|oDATA[21] ; send[3]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 3.996      ;
; 1.471 ; IR_RECEIVE:u1|oDATA[22] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 4.002      ;
; 1.475 ; IR_RECEIVE:u1|oDATA[21] ; send[5]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.532      ; 4.077      ;
; 1.487 ; IR_RECEIVE:u1|oDATA[17] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.459      ; 4.016      ;
; 1.491 ; IR_RECEIVE:u1|oDATA[22] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 4.021      ;
; 1.510 ; IR_RECEIVE:u1|oDATA[21] ; send[7]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 4.041      ;
; 1.549 ; IR_RECEIVE:u1|oDATA[21] ; send[1]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.461      ; 4.080      ;
; 1.569 ; IR_RECEIVE:u1|oDATA[21] ; send[0]       ; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0] ; 0.000        ; 2.460      ; 4.099      ;
+-------+-------------------------+---------------+------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -4.733  ; 0.181 ; N/A      ; N/A     ; 0.361               ;
;  CLOCK_50                                       ; -1.388  ; 0.182 ; N/A      ; N/A     ; 9.265               ;
;  IR_RECEIVE:u1|oDATA[0]                         ; -4.733  ; 0.447 ; N/A      ; N/A     ; 0.361               ;
;  u0|altpll_component|auto_generated|pll1|clk[0] ; 13.647  ; 0.181 ; N/A      ; N/A     ; 9.710               ;
; Design-wide TNS                                 ; -79.081 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; -4.385  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  IR_RECEIVE:u1|oDATA[0]                         ; -74.696 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1909     ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; CLOCK_50                                       ; 6        ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0]                         ; 1        ; 1        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0]                         ; 83       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 2764     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1909     ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; CLOCK_50                                       ; 6        ; 0        ; 0        ; 0        ;
; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0]                         ; 1        ; 1        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; IR_RECEIVE:u1|oDATA[0]                         ; 83       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 2764     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 166   ; 166  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; IR_RECEIVE:u1|oDATA[0]                         ; IR_RECEIVE:u1|oDATA[0]                         ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EX_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EX_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 26 16:57:36 2023
Info: Command: quartus_sta Robot -c Robot
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name IR_RECEIVE:u1|oDATA[0] IR_RECEIVE:u1|oDATA[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal0~0  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.733             -74.696 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):    -1.388              -4.385 CLOCK_50 
    Info (332119):    13.647               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 CLOCK_50 
    Info (332119):     1.085               0.000 IR_RECEIVE:u1|oDATA[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     9.681               0.000 CLOCK_50 
    Info (332119):     9.710               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal0~0  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.480             -71.316 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):    -1.160              -3.324 CLOCK_50 
    Info (332119):    14.213               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.168               0.000 IR_RECEIVE:u1|oDATA[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.374               0.000 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     9.688               0.000 CLOCK_50 
    Info (332119):     9.711               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal0~0  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.109             -33.692 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):    -0.161              -0.161 CLOCK_50 
    Info (332119):    16.850               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 CLOCK_50 
    Info (332119):     0.447               0.000 IR_RECEIVE:u1|oDATA[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 IR_RECEIVE:u1|oDATA[0] 
    Info (332119):     9.265               0.000 CLOCK_50 
    Info (332119):     9.781               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Thu Oct 26 16:57:39 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


