// Seed: 2344324464
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_5;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  wire id_3;
  reg  id_4;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  initial begin : LABEL_0
    id_1 <= -1;
    id_4 <= id_4 == -1 < 1;
  end
  logic id_5;
  always @(posedge -1 or -1) begin : LABEL_1
    id_5 = -1'b0;
  end
endmodule
