
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-2I5LM3P

Implementation : registroU00
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 19
FID:  path (prevtimestamp, timestamp)
0        C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 00:32:12)
1        C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (N/A, 2020-10-29 10:20:44)
2        C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.vhd (N/A, 2020-10-29 10:20:54)
3        C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (N/A, 2020-10-29 10:23:10)
4        C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (N/A, 2020-10-29 10:23:10)
5        C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (N/A, 2020-11-02 17:26:20)
6        C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (N/A, 2020-10-29 10:23:10)
7        C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2020-10-29 10:23:10)
8        C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (N/A, 2020-10-29 10:23:10)
9        C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (N/A, 2020-10-29 10:23:10)
10       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (N/A, 2020-10-29 10:23:10)
11       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (N/A, 2020-10-29 10:23:10)
12       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\div00.vhd (N/A, 2021-03-23 08:44:23)
13       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\osc00.vhd (N/A, 2021-03-23 08:46:06)
14       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\oscint00.vhd (N/A, 2021-03-23 08:43:41)
15       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\packageOsc00.vhd (N/A, 2021-03-23 08:45:14)
16       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\packageRL00.vhd (N/A, 2021-03-26 17:13:42)
17       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\shiftRL00.vhd (N/A, 2021-03-26 17:14:32)
18       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\topShiftRL00.vhd (N/A, 2021-03-26 17:14:24)

*******************************************************************
Modules that may have changed as a result of file changes: 5
MID:  lib.cell.view
0        work.div00.div0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\div00.vhd (N/A, 2021-03-23 08:44:23) <-- (architecture and entity definition)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\osc00.vhd (N/A, 2021-03-23 08:46:06) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\topShiftRL00.vhd (N/A, 2021-03-26 17:14:24) <-- (may instantiate this module)
2        work.osc00.osc0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\osc00.vhd (N/A, 2021-03-23 08:46:06) <-- (architecture and entity definition)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\topShiftRL00.vhd (N/A, 2021-03-26 17:14:24) <-- (may instantiate this module)
4        work.oscint00.oscint0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\osc00.vhd (N/A, 2021-03-23 08:46:06) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\oscint00.vhd (N/A, 2021-03-23 08:43:41) <-- (architecture and entity definition)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\topShiftRL00.vhd (N/A, 2021-03-26 17:14:24) <-- (may instantiate this module)
6        work.shiftrl00.shiftrl0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\shiftRL00.vhd (N/A, 2021-03-26 17:14:32) <-- (architecture and entity definition)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\topShiftRL00.vhd (N/A, 2021-03-26 17:14:24) <-- (may instantiate this module)
8        work.topshiftrl00.topshiftrl0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\source\topShiftRL00.vhd (N/A, 2021-03-26 17:14:24) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
