<stg><name>relu_top</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="14" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="21" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0 %cnt = alloca i32 1

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %din_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %store_ln4 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln4 = br void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 %add_ln4, void, i2 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln4 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln4 = icmp_eq  i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4 = br i1 %icmp_ln4, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="16">
<![CDATA[
.split4:1 %shl_ln7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i16, i2 %i, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="18">
<![CDATA[
.split4:2 %zext_ln5 = zext i18 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:3 %add_ln7 = add i64 %zext_ln5, i64 %din_read

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split4:4 %br_ln5 = br void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %cnt_load = load i32 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
:1 %ret_ln15 = ret i32 %cnt_load

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %j = phi i8 %add_ln5, void, i8 0, void %.split4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln5 = add i8 %j, i8 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln5 = icmp_eq  i8 %j, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln5 = br i1 %icmp_ln5, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %k = phi i8 0, void %.split2, i8 %add_ln6, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln6 = add i8 %k, i8 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln6 = icmp_eq  i8 %k, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6 = br i1 %icmp_ln6, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="8">
<![CDATA[
.split:1 %trunc_ln7_1 = trunc i8 %k

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="8">
<![CDATA[
.split:2 %trunc_ln7_2 = trunc i8 %j

]]></Node>
<StgValue><ssdm name="trunc_ln7_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="7" op_3_bw="2">
<![CDATA[
.split:3 %tmp1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i7.i2, i7 %trunc_ln7_2, i7 %trunc_ln7_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="16">
<![CDATA[
.split:4 %zext_ln7 = zext i16 %tmp1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %add_ln7_1 = add i64 %zext_ln7, i64 %add_ln7

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln7_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="62">
<![CDATA[
.split:7 %sext_ln7 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln7

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:10 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:12 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="32">
<![CDATA[
.split:13 %trunc_ln7_3 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln7_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
.split:11 %bitcast_ln7 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:14 %icmp_ln7 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:15 %icmp_ln7_1 = icmp_eq  i23 %trunc_ln7_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %tmp_2 = fcmp_ogt  i32 %bitcast_ln7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln3 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln3"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:16 %or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %tmp_2 = fcmp_ogt  i32 %bitcast_ln7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:18 %and_ln7 = and i1 %or_ln7, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:19 %br_ln7 = br i1 %and_ln7, void, void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1 %write_ln10 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="93" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="94" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="96" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %cnt_load_1 = load i32 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load_1"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cnt_1 = add i32 %cnt_load_1, i32 1

]]></Node>
<StgValue><ssdm name="cnt_1"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln9 = store i32 %cnt_1, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln9 = br void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="126" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="127" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="129" from="StgValue_128" to="cnt" fromId="128" toId="23">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specbitsmap_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="134" toId="25">
</dataflow>
<dataflow id="137" from="empty_9" to="spectopmodule_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="140" from="gmem" to="specinterface_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="142" from="empty" to="specinterface_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="147" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="150" from="empty_1" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="152" from="empty_2" to="specinterface_ln0" fromId="151" toId="26">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="26">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="26">
</dataflow>
<dataflow id="157" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="26">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="130" toId="27">
</dataflow>
<dataflow id="162" from="gmem" to="specbitsmap_ln0" fromId="126" toId="27">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="164" from="din" to="specinterface_ln0" fromId="127" toId="28">
</dataflow>
<dataflow id="166" from="empty_3" to="specinterface_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="167" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="168" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="145" toId="28">
</dataflow>
<dataflow id="170" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="173" from="empty_4" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="175" from="empty_5" to="specinterface_ln0" fromId="174" toId="28">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="145" toId="28">
</dataflow>
<dataflow id="177" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="178" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="179" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="180" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="145" toId="28">
</dataflow>
<dataflow id="183" from="empty_6" to="specinterface_ln0" fromId="182" toId="28">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="185" from="din" to="specinterface_ln0" fromId="127" toId="29">
</dataflow>
<dataflow id="187" from="empty_7" to="specinterface_ln0" fromId="186" toId="29">
</dataflow>
<dataflow id="188" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="189" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="190" from="empty_0" to="specinterface_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="191" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="192" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="193" from="empty_0" to="specinterface_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="196" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="197" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="198" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="199" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="200" from="empty_0" to="specinterface_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="201" from="empty_6" to="specinterface_ln0" fromId="182" toId="29">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="203" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="204" from="empty_3" to="specinterface_ln0" fromId="165" toId="30">
</dataflow>
<dataflow id="205" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="206" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="207" from="empty_0" to="specinterface_ln0" fromId="145" toId="30">
</dataflow>
<dataflow id="208" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="209" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="210" from="empty_4" to="specinterface_ln0" fromId="172" toId="30">
</dataflow>
<dataflow id="212" from="empty_8" to="specinterface_ln0" fromId="211" toId="30">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="145" toId="30">
</dataflow>
<dataflow id="214" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="215" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="216" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="217" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="218" from="empty_0" to="specinterface_ln0" fromId="145" toId="30">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="145" toId="30">
</dataflow>
<dataflow id="221" from="_ssdm_op_Read.s_axilite.i64" to="din_read" fromId="220" toId="31">
</dataflow>
<dataflow id="222" from="din" to="din_read" fromId="127" toId="31">
</dataflow>
<dataflow id="223" from="StgValue_132" to="store_ln4" fromId="132" toId="32">
</dataflow>
<dataflow id="224" from="cnt" to="store_ln4" fromId="23" toId="32">
</dataflow>
<dataflow id="225" from="add_ln4" to="i" fromId="35" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="br_ln0" to="i" fromId="53" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="228" from="StgValue_227" to="i" fromId="227" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln4" to="i" fromId="33" toId="34">
</dataflow>
<dataflow id="230" from="i" to="add_ln4" fromId="34" toId="35">
</dataflow>
<dataflow id="232" from="StgValue_231" to="add_ln4" fromId="231" toId="35">
</dataflow>
<dataflow id="233" from="i" to="icmp_ln4" fromId="34" toId="36">
</dataflow>
<dataflow id="235" from="StgValue_234" to="icmp_ln4" fromId="234" toId="36">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="236" toId="37">
</dataflow>
<dataflow id="239" from="StgValue_238" to="empty" fromId="238" toId="37">
</dataflow>
<dataflow id="240" from="StgValue_238" to="empty" fromId="238" toId="37">
</dataflow>
<dataflow id="241" from="StgValue_238" to="empty" fromId="238" toId="37">
</dataflow>
<dataflow id="242" from="icmp_ln4" to="br_ln4" fromId="36" toId="38">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="243" toId="39">
</dataflow>
<dataflow id="246" from="empty_12" to="specloopname_ln4" fromId="245" toId="39">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitConcatenate.i18.i2.i16" to="shl_ln7" fromId="247" toId="40">
</dataflow>
<dataflow id="249" from="i" to="shl_ln7" fromId="34" toId="40">
</dataflow>
<dataflow id="251" from="StgValue_250" to="shl_ln7" fromId="250" toId="40">
</dataflow>
<dataflow id="252" from="shl_ln7" to="zext_ln5" fromId="40" toId="41">
</dataflow>
<dataflow id="253" from="zext_ln5" to="add_ln7" fromId="41" toId="42">
</dataflow>
<dataflow id="254" from="din_read" to="add_ln7" fromId="31" toId="42">
</dataflow>
<dataflow id="255" from="cnt" to="cnt_load" fromId="23" toId="44">
</dataflow>
<dataflow id="256" from="cnt_load" to="ret_ln15" fromId="44" toId="45">
</dataflow>
<dataflow id="257" from="add_ln5" to="j" fromId="47" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="br_ln0" to="j" fromId="67" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="260" from="StgValue_259" to="j" fromId="259" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln5" to="j" fromId="43" toId="46">
</dataflow>
<dataflow id="262" from="j" to="add_ln5" fromId="46" toId="47">
</dataflow>
<dataflow id="264" from="StgValue_263" to="add_ln5" fromId="263" toId="47">
</dataflow>
<dataflow id="265" from="j" to="icmp_ln5" fromId="46" toId="48">
</dataflow>
<dataflow id="267" from="StgValue_266" to="icmp_ln5" fromId="266" toId="48">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="236" toId="49">
</dataflow>
<dataflow id="270" from="StgValue_269" to="empty_20" fromId="269" toId="49">
</dataflow>
<dataflow id="271" from="StgValue_269" to="empty_20" fromId="269" toId="49">
</dataflow>
<dataflow id="272" from="StgValue_269" to="empty_20" fromId="269" toId="49">
</dataflow>
<dataflow id="273" from="icmp_ln5" to="br_ln5" fromId="48" toId="50">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="243" toId="51">
</dataflow>
<dataflow id="276" from="empty_11" to="specloopname_ln5" fromId="275" toId="51">
</dataflow>
<dataflow id="277" from="StgValue_259" to="k" fromId="259" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="br_ln6" to="k" fromId="52" toId="54">
</dataflow>
<dataflow id="279" from="add_ln6" to="k" fromId="55" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="br_ln0" to="k" fromId="95" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="281" from="k" to="add_ln6" fromId="54" toId="55">
</dataflow>
<dataflow id="282" from="StgValue_263" to="add_ln6" fromId="263" toId="55">
</dataflow>
<dataflow id="283" from="k" to="icmp_ln6" fromId="54" toId="56">
</dataflow>
<dataflow id="284" from="StgValue_266" to="icmp_ln6" fromId="266" toId="56">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="236" toId="57">
</dataflow>
<dataflow id="286" from="StgValue_269" to="empty_21" fromId="269" toId="57">
</dataflow>
<dataflow id="287" from="StgValue_269" to="empty_21" fromId="269" toId="57">
</dataflow>
<dataflow id="288" from="StgValue_269" to="empty_21" fromId="269" toId="57">
</dataflow>
<dataflow id="289" from="icmp_ln6" to="br_ln6" fromId="56" toId="58">
</dataflow>
<dataflow id="290" from="k" to="trunc_ln7_1" fromId="54" toId="59">
</dataflow>
<dataflow id="291" from="j" to="trunc_ln7_2" fromId="46" toId="60">
</dataflow>
<dataflow id="293" from="_ssdm_op_BitConcatenate.i16.i7.i7.i2" to="tmp1" fromId="292" toId="61">
</dataflow>
<dataflow id="294" from="trunc_ln7_2" to="tmp1" fromId="60" toId="61">
</dataflow>
<dataflow id="295" from="trunc_ln7_1" to="tmp1" fromId="59" toId="61">
</dataflow>
<dataflow id="296" from="StgValue_227" to="tmp1" fromId="227" toId="61">
</dataflow>
<dataflow id="297" from="tmp1" to="zext_ln7" fromId="61" toId="62">
</dataflow>
<dataflow id="298" from="zext_ln7" to="add_ln7_1" fromId="62" toId="63">
</dataflow>
<dataflow id="299" from="add_ln7" to="add_ln7_1" fromId="42" toId="63">
</dataflow>
<dataflow id="301" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln7" fromId="300" toId="64">
</dataflow>
<dataflow id="302" from="add_ln7_1" to="trunc_ln7" fromId="63" toId="64">
</dataflow>
<dataflow id="304" from="StgValue_303" to="trunc_ln7" fromId="303" toId="64">
</dataflow>
<dataflow id="306" from="StgValue_305" to="trunc_ln7" fromId="305" toId="64">
</dataflow>
<dataflow id="307" from="trunc_ln7" to="sext_ln7" fromId="64" toId="65">
</dataflow>
<dataflow id="308" from="gmem" to="gmem_addr" fromId="126" toId="66">
</dataflow>
<dataflow id="309" from="sext_ln7" to="gmem_addr" fromId="65" toId="66">
</dataflow>
<dataflow id="311" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="68">
</dataflow>
<dataflow id="312" from="gmem_addr" to="gmem_load_req" fromId="66" toId="68">
</dataflow>
<dataflow id="313" from="StgValue_128" to="gmem_load_req" fromId="128" toId="68">
</dataflow>
<dataflow id="314" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="69">
</dataflow>
<dataflow id="315" from="gmem_addr" to="gmem_load_req" fromId="66" toId="69">
</dataflow>
<dataflow id="316" from="StgValue_128" to="gmem_load_req" fromId="128" toId="69">
</dataflow>
<dataflow id="317" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="70">
</dataflow>
<dataflow id="318" from="gmem_addr" to="gmem_load_req" fromId="66" toId="70">
</dataflow>
<dataflow id="319" from="StgValue_128" to="gmem_load_req" fromId="128" toId="70">
</dataflow>
<dataflow id="320" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="71">
</dataflow>
<dataflow id="321" from="gmem_addr" to="gmem_load_req" fromId="66" toId="71">
</dataflow>
<dataflow id="322" from="StgValue_128" to="gmem_load_req" fromId="128" toId="71">
</dataflow>
<dataflow id="323" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="72">
</dataflow>
<dataflow id="324" from="gmem_addr" to="gmem_load_req" fromId="66" toId="72">
</dataflow>
<dataflow id="325" from="StgValue_128" to="gmem_load_req" fromId="128" toId="72">
</dataflow>
<dataflow id="326" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="73">
</dataflow>
<dataflow id="327" from="gmem_addr" to="gmem_load_req" fromId="66" toId="73">
</dataflow>
<dataflow id="328" from="StgValue_128" to="gmem_load_req" fromId="128" toId="73">
</dataflow>
<dataflow id="329" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="310" toId="74">
</dataflow>
<dataflow id="330" from="gmem_addr" to="gmem_load_req" fromId="66" toId="74">
</dataflow>
<dataflow id="331" from="StgValue_128" to="gmem_load_req" fromId="128" toId="74">
</dataflow>
<dataflow id="333" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="332" toId="75">
</dataflow>
<dataflow id="334" from="gmem_addr" to="gmem_addr_read" fromId="66" toId="75">
</dataflow>
<dataflow id="336" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="335" toId="76">
</dataflow>
<dataflow id="337" from="gmem_addr_read" to="tmp_1" fromId="75" toId="76">
</dataflow>
<dataflow id="339" from="StgValue_338" to="tmp_1" fromId="338" toId="76">
</dataflow>
<dataflow id="341" from="StgValue_340" to="tmp_1" fromId="340" toId="76">
</dataflow>
<dataflow id="342" from="gmem_addr_read" to="trunc_ln7_3" fromId="75" toId="77">
</dataflow>
<dataflow id="343" from="gmem_addr_read" to="bitcast_ln7" fromId="75" toId="78">
</dataflow>
<dataflow id="344" from="tmp_1" to="icmp_ln7" fromId="76" toId="79">
</dataflow>
<dataflow id="346" from="StgValue_345" to="icmp_ln7" fromId="345" toId="79">
</dataflow>
<dataflow id="347" from="trunc_ln7_3" to="icmp_ln7_1" fromId="77" toId="80">
</dataflow>
<dataflow id="349" from="StgValue_348" to="icmp_ln7_1" fromId="348" toId="80">
</dataflow>
<dataflow id="350" from="bitcast_ln7" to="tmp_2" fromId="78" toId="81">
</dataflow>
<dataflow id="352" from="StgValue_351" to="tmp_2" fromId="351" toId="81">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecLoopName" to="specloopname_ln3" fromId="243" toId="82">
</dataflow>
<dataflow id="355" from="empty_10" to="specloopname_ln3" fromId="354" toId="82">
</dataflow>
<dataflow id="356" from="icmp_ln7_1" to="or_ln7" fromId="80" toId="83">
</dataflow>
<dataflow id="357" from="icmp_ln7" to="or_ln7" fromId="79" toId="83">
</dataflow>
<dataflow id="358" from="bitcast_ln7" to="tmp_2" fromId="78" toId="84">
</dataflow>
<dataflow id="359" from="StgValue_351" to="tmp_2" fromId="351" toId="84">
</dataflow>
<dataflow id="360" from="or_ln7" to="and_ln7" fromId="83" toId="85">
</dataflow>
<dataflow id="361" from="tmp_2" to="and_ln7" fromId="84" toId="85">
</dataflow>
<dataflow id="362" from="and_ln7" to="br_ln7" fromId="85" toId="86">
</dataflow>
<dataflow id="364" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="363" toId="87">
</dataflow>
<dataflow id="365" from="gmem_addr" to="gmem_addr_req" fromId="66" toId="87">
</dataflow>
<dataflow id="366" from="StgValue_128" to="gmem_addr_req" fromId="128" toId="87">
</dataflow>
<dataflow id="368" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln10" fromId="367" toId="88">
</dataflow>
<dataflow id="369" from="gmem_addr" to="write_ln10" fromId="66" toId="88">
</dataflow>
<dataflow id="370" from="StgValue_132" to="write_ln10" fromId="132" toId="88">
</dataflow>
<dataflow id="372" from="StgValue_371" to="write_ln10" fromId="371" toId="88">
</dataflow>
<dataflow id="374" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="373" toId="89">
</dataflow>
<dataflow id="375" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="89">
</dataflow>
<dataflow id="376" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="373" toId="90">
</dataflow>
<dataflow id="377" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="90">
</dataflow>
<dataflow id="378" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="373" toId="91">
</dataflow>
<dataflow id="379" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="91">
</dataflow>
<dataflow id="380" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="373" toId="92">
</dataflow>
<dataflow id="381" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="92">
</dataflow>
<dataflow id="382" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="373" toId="93">
</dataflow>
<dataflow id="383" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="93">
</dataflow>
<dataflow id="384" from="cnt" to="cnt_load_1" fromId="23" toId="96">
</dataflow>
<dataflow id="385" from="cnt_load_1" to="cnt_1" fromId="96" toId="97">
</dataflow>
<dataflow id="386" from="StgValue_128" to="cnt_1" fromId="128" toId="97">
</dataflow>
<dataflow id="387" from="cnt_1" to="store_ln9" fromId="97" toId="98">
</dataflow>
<dataflow id="388" from="cnt" to="store_ln9" fromId="23" toId="98">
</dataflow>
<dataflow id="389" from="icmp_ln4" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="390" from="icmp_ln5" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="391" from="icmp_ln6" to="StgValue_4" fromId="56" toId="4">
</dataflow>
<dataflow id="392" from="and_ln7" to="StgValue_21" fromId="85" toId="21">
</dataflow>
<dataflow id="393" from="and_ln7" to="StgValue_14" fromId="85" toId="14">
</dataflow>
</dataflows>


</stg>
