{
  "module_name": "atlx.h",
  "hash_id": "08abcc11cafedebdc80b4404593fbc25a5f89cb2e150a201a9976645b8aa817c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/atheros/atlx/atlx.h",
  "human_readable_source": " \n \n\n#ifndef ATLX_H\n#define ATLX_H\n\n#include <linux/module.h>\n#include <linux/types.h>\n\n#define ATLX_ERR_PHY\t\t\t2\n#define ATLX_ERR_PHY_SPEED\t\t7\n#define ATLX_ERR_PHY_RES\t\t8\n\n#define SPEED_0\t\t\t\t0xffff\n#define SPEED_10\t\t\t10\n#define SPEED_100\t\t\t100\n#define SPEED_1000\t\t\t1000\n#define HALF_DUPLEX\t\t\t1\n#define FULL_DUPLEX\t\t\t2\n\n#define MEDIA_TYPE_AUTO_SENSOR\t\t0\n\n \n#define REG_PM_CTRLSTAT\t\t\t0x44\n\n#define REG_PCIE_CAP_LIST\t\t0x58\n\n#define REG_VPD_CAP\t\t\t0x6C\n#define VPD_CAP_ID_MASK\t\t\t0xFF\n#define VPD_CAP_ID_SHIFT\t\t0\n#define VPD_CAP_NEXT_PTR_MASK\t\t0xFF\n#define VPD_CAP_NEXT_PTR_SHIFT\t\t8\n#define VPD_CAP_VPD_ADDR_MASK\t\t0x7FFF\n#define VPD_CAP_VPD_ADDR_SHIFT\t\t16\n#define VPD_CAP_VPD_FLAG\t\t0x80000000\n\n#define REG_VPD_DATA\t\t\t0x70\n\n#define REG_SPI_FLASH_CTRL\t\t0x200\n#define SPI_FLASH_CTRL_STS_NON_RDY\t0x1\n#define SPI_FLASH_CTRL_STS_WEN\t\t0x2\n#define SPI_FLASH_CTRL_STS_WPEN\t\t0x80\n#define SPI_FLASH_CTRL_DEV_STS_MASK\t0xFF\n#define SPI_FLASH_CTRL_DEV_STS_SHIFT\t0\n#define SPI_FLASH_CTRL_INS_MASK\t\t0x7\n#define SPI_FLASH_CTRL_INS_SHIFT\t8\n#define SPI_FLASH_CTRL_START\t\t0x800\n#define SPI_FLASH_CTRL_EN_VPD\t\t0x2000\n#define SPI_FLASH_CTRL_LDSTART\t\t0x8000\n#define SPI_FLASH_CTRL_CS_HI_MASK\t0x3\n#define SPI_FLASH_CTRL_CS_HI_SHIFT\t16\n#define SPI_FLASH_CTRL_CS_HOLD_MASK\t0x3\n#define SPI_FLASH_CTRL_CS_HOLD_SHIFT\t18\n#define SPI_FLASH_CTRL_CLK_LO_MASK\t0x3\n#define SPI_FLASH_CTRL_CLK_LO_SHIFT\t20\n#define SPI_FLASH_CTRL_CLK_HI_MASK\t0x3\n#define SPI_FLASH_CTRL_CLK_HI_SHIFT\t22\n#define SPI_FLASH_CTRL_CS_SETUP_MASK\t0x3\n#define SPI_FLASH_CTRL_CS_SETUP_SHIFT\t24\n#define SPI_FLASH_CTRL_EROM_PGSZ_MASK\t0x3\n#define SPI_FLASH_CTRL_EROM_PGSZ_SHIFT\t26\n#define SPI_FLASH_CTRL_WAIT_READY\t0x10000000\n\n#define REG_SPI_ADDR\t\t\t0x204\n\n#define REG_SPI_DATA\t\t\t0x208\n\n#define REG_SPI_FLASH_CONFIG\t\t0x20C\n#define SPI_FLASH_CONFIG_LD_ADDR_MASK\t0xFFFFFF\n#define SPI_FLASH_CONFIG_LD_ADDR_SHIFT\t0\n#define SPI_FLASH_CONFIG_VPD_ADDR_MASK\t0x3\n#define SPI_FLASH_CONFIG_VPD_ADDR_SHIFT\t24\n#define SPI_FLASH_CONFIG_LD_EXIST\t0x4000000\n\n#define REG_SPI_FLASH_OP_PROGRAM\t0x210\n#define REG_SPI_FLASH_OP_SC_ERASE\t0x211\n#define REG_SPI_FLASH_OP_CHIP_ERASE\t0x212\n#define REG_SPI_FLASH_OP_RDID\t\t0x213\n#define REG_SPI_FLASH_OP_WREN\t\t0x214\n#define REG_SPI_FLASH_OP_RDSR\t\t0x215\n#define REG_SPI_FLASH_OP_WRSR\t\t0x216\n#define REG_SPI_FLASH_OP_READ\t\t0x217\n\n#define REG_TWSI_CTRL\t\t\t0x218\n#define TWSI_CTRL_LD_OFFSET_MASK\t0xFF\n#define TWSI_CTRL_LD_OFFSET_SHIFT\t0\n#define TWSI_CTRL_LD_SLV_ADDR_MASK\t0x7\n#define TWSI_CTRL_LD_SLV_ADDR_SHIFT\t8\n#define TWSI_CTRL_SW_LDSTART\t\t0x800\n#define TWSI_CTRL_HW_LDSTART\t\t0x1000\n#define TWSI_CTRL_SMB_SLV_ADDR_MASK\t0x7F\n#define TWSI_CTRL_SMB_SLV_ADDR_SHIFT\t15\n#define TWSI_CTRL_LD_EXIST\t\t0x400000\n#define TWSI_CTRL_READ_FREQ_SEL_MASK\t0x3\n#define TWSI_CTRL_READ_FREQ_SEL_SHIFT\t23\n#define TWSI_CTRL_FREQ_SEL_100K\t\t0\n#define TWSI_CTRL_FREQ_SEL_200K\t\t1\n#define TWSI_CTRL_FREQ_SEL_300K\t\t2\n#define TWSI_CTRL_FREQ_SEL_400K\t\t3\n#define TWSI_CTRL_SMB_SLV_ADDR\t\t \n#define TWSI_CTRL_WRITE_FREQ_SEL_MASK\t0x3\n#define TWSI_CTRL_WRITE_FREQ_SEL_SHIFT\t24\n\n#define REG_PCIE_DEV_MISC_CTRL\t\t\t0x21C\n#define PCIE_DEV_MISC_CTRL_EXT_PIPE\t\t0x2\n#define PCIE_DEV_MISC_CTRL_RETRY_BUFDIS\t\t0x1\n#define PCIE_DEV_MISC_CTRL_SPIROM_EXIST\t\t0x4\n#define PCIE_DEV_MISC_CTRL_SERDES_ENDIAN\t0x8\n#define PCIE_DEV_MISC_CTRL_SERDES_SEL_DIN\t0x10\n\n#define REG_PCIE_PHYMISC\t\t0x1000\n#define PCIE_PHYMISC_FORCE_RCV_DET\t0x4\n\n#define REG_PCIE_DLL_TX_CTRL1\t\t0x1104\n#define PCIE_DLL_TX_CTRL1_SEL_NOR_CLK\t0x400\n#define PCIE_DLL_TX_CTRL1_DEF\t\t0x568\n\n#define REG_LTSSM_TEST_MODE\t\t0x12FC\n#define LTSSM_TEST_MODE_DEF\t\t0x6500\n\n \n#define REG_MASTER_CTRL\t\t\t0x1400\n#define MASTER_CTRL_SOFT_RST\t\t0x1\n#define MASTER_CTRL_MTIMER_EN\t\t0x2\n#define MASTER_CTRL_ITIMER_EN\t\t0x4\n#define MASTER_CTRL_MANUAL_INT\t\t0x8\n#define MASTER_CTRL_REV_NUM_SHIFT\t16\n#define MASTER_CTRL_REV_NUM_MASK\t0xFF\n#define MASTER_CTRL_DEV_ID_SHIFT\t24\n#define MASTER_CTRL_DEV_ID_MASK\t\t0xFF\n\n \n#define REG_MANUAL_TIMER_INIT\t\t0x1404\n\n \n#define REG_IRQ_MODU_TIMER_INIT\t\t0x1408\n\n#define REG_PHY_ENABLE\t\t\t0x140C\n\n \n#define REG_CMBDISDMA_TIMER\t\t0x140E\n\n \n#define REG_IDLE_STATUS\t\t\t0x1410\n\n \n#define REG_MDIO_CTRL\t\t\t0x1414\n#define MDIO_DATA_MASK\t\t\t0xFFFF\n#define MDIO_DATA_SHIFT\t\t\t0\n#define MDIO_REG_ADDR_MASK\t\t0x1F\n#define MDIO_REG_ADDR_SHIFT\t\t16\n#define MDIO_RW\t\t\t\t0x200000\n#define MDIO_SUP_PREAMBLE\t\t0x400000\n#define MDIO_START\t\t\t0x800000\n#define MDIO_CLK_SEL_SHIFT\t\t24\n#define MDIO_CLK_25_4\t\t\t0\n#define MDIO_CLK_25_6\t\t\t2\n#define MDIO_CLK_25_8\t\t\t3\n#define MDIO_CLK_25_10\t\t\t4\n#define MDIO_CLK_25_14\t\t\t5\n#define MDIO_CLK_25_20\t\t\t6\n#define MDIO_CLK_25_28\t\t\t7\n#define MDIO_BUSY\t\t\t0x8000000\n\n \n#define REG_PHY_STATUS\t\t\t0x1418\n\n \n#define REG_BIST0_CTRL\t\t\t0x141C\n#define BIST0_NOW\t\t\t0x1\n#define BIST0_SRAM_FAIL\t\t\t0x2\n#define BIST0_FUSE_FLAG\t\t\t0x4\n#define REG_BIST1_CTRL\t\t\t0x1420\n#define BIST1_NOW\t\t\t0x1\n#define BIST1_SRAM_FAIL\t\t\t0x2\n#define BIST1_FUSE_FLAG\t\t\t0x4\n\n \n#define REG_SERDES_LOCK\t\t\t0x1424\n#define SERDES_LOCK_DETECT\t\t1\n#define SERDES_LOCK_DETECT_EN\t\t2\n\n \n#define REG_MAC_CTRL\t\t\t0x1480\n#define MAC_CTRL_TX_EN\t\t\t1\n#define MAC_CTRL_RX_EN\t\t\t2\n#define MAC_CTRL_TX_FLOW\t\t4\n#define MAC_CTRL_RX_FLOW\t\t8\n#define MAC_CTRL_LOOPBACK\t\t0x10\n#define MAC_CTRL_DUPLX\t\t\t0x20\n#define MAC_CTRL_ADD_CRC\t\t0x40\n#define MAC_CTRL_PAD\t\t\t0x80\n#define MAC_CTRL_LENCHK\t\t\t0x100\n#define MAC_CTRL_HUGE_EN\t\t0x200\n#define MAC_CTRL_PRMLEN_SHIFT\t\t10\n#define MAC_CTRL_PRMLEN_MASK\t\t0xF\n#define MAC_CTRL_RMV_VLAN\t\t0x4000\n#define MAC_CTRL_PROMIS_EN\t\t0x8000\n#define MAC_CTRL_MC_ALL_EN\t\t0x2000000\n#define MAC_CTRL_BC_EN\t\t\t0x4000000\n\n \n#define REG_MAC_IPG_IFG\t\t\t0x1484\n#define MAC_IPG_IFG_IPGT_SHIFT\t\t0\n#define MAC_IPG_IFG_IPGT_MASK\t\t0x7F\n#define MAC_IPG_IFG_MIFG_SHIFT\t\t8\n#define MAC_IPG_IFG_MIFG_MASK\t\t0xFF\n#define MAC_IPG_IFG_IPGR1_SHIFT\t\t16\n#define MAC_IPG_IFG_IPGR1_MASK\t\t0x7F\n#define MAC_IPG_IFG_IPGR2_SHIFT\t\t24\n#define MAC_IPG_IFG_IPGR2_MASK\t\t0x7F\n\n \n#define REG_MAC_STA_ADDR\t\t0x1488\n\n \n#define REG_RX_HASH_TABLE\t\t0x1490\n\n \n#define REG_MAC_HALF_DUPLX_CTRL\t\t\t0x1498\n#define MAC_HALF_DUPLX_CTRL_LCOL_SHIFT\t\t0\n#define MAC_HALF_DUPLX_CTRL_LCOL_MASK\t\t0x3FF\n#define MAC_HALF_DUPLX_CTRL_RETRY_SHIFT\t\t12\n#define MAC_HALF_DUPLX_CTRL_RETRY_MASK\t\t0xF\n#define MAC_HALF_DUPLX_CTRL_EXC_DEF_EN\t\t0x10000\n#define MAC_HALF_DUPLX_CTRL_NO_BACK_C\t\t0x20000\n#define MAC_HALF_DUPLX_CTRL_NO_BACK_P\t\t0x40000\n#define MAC_HALF_DUPLX_CTRL_ABEBE\t\t0x80000\n#define MAC_HALF_DUPLX_CTRL_ABEBT_SHIFT\t\t20\n#define MAC_HALF_DUPLX_CTRL_ABEBT_MASK\t\t0xF\n#define MAC_HALF_DUPLX_CTRL_JAMIPG_SHIFT\t24\n#define MAC_HALF_DUPLX_CTRL_JAMIPG_MASK\t\t0xF\n\n \n#define REG_MTU\t\t\t\t0x149C\n\n \n#define REG_WOL_CTRL\t\t\t0x14A0\n#define WOL_PATTERN_EN\t\t\t0x1\n#define WOL_PATTERN_PME_EN\t\t0x2\n#define WOL_MAGIC_EN\t\t\t0x4\n#define WOL_MAGIC_PME_EN\t\t0x8\n#define WOL_LINK_CHG_EN\t\t\t0x10\n#define WOL_LINK_CHG_PME_EN\t\t0x20\n#define WOL_PATTERN_ST\t\t\t0x100\n#define WOL_MAGIC_ST\t\t\t0x200\n#define WOL_LINKCHG_ST\t\t\t0x400\n#define WOL_PT0_EN\t\t\t0x10000\n#define WOL_PT1_EN\t\t\t0x20000\n#define WOL_PT2_EN\t\t\t0x40000\n#define WOL_PT3_EN\t\t\t0x80000\n#define WOL_PT4_EN\t\t\t0x100000\n#define WOL_PT0_MATCH\t\t\t0x1000000\n#define WOL_PT1_MATCH\t\t\t0x2000000\n#define WOL_PT2_MATCH\t\t\t0x4000000\n#define WOL_PT3_MATCH\t\t\t0x8000000\n#define WOL_PT4_MATCH\t\t\t0x10000000\n\n \n#define REG_SRAM_RFD_ADDR\t\t0x1500\n\n \n#define REG_DESC_BASE_ADDR_HI\t\t0x1540\n\n \n#define REG_ISR\t\t\t\t0x1600\n#define ISR_UR_DETECTED\t\t\t0x1000000\n#define ISR_FERR_DETECTED\t\t0x2000000\n#define ISR_NFERR_DETECTED\t\t0x4000000\n#define ISR_CERR_DETECTED\t\t0x8000000\n#define ISR_PHY_LINKDOWN\t\t0x10000000\n#define ISR_DIS_INT\t\t\t0x80000000\n\n \n#define REG_IMR\t\t\t\t0x1604\n\n#define REG_RFD_RRD_IDX\t\t\t0x1800\n#define REG_TPD_IDX\t\t\t0x1804\n\n \n\n \n#define MII_ATLX_CR\t\t\t0x09\n#define MII_ATLX_SR\t\t\t0x0A\n#define MII_ATLX_ESR\t\t\t0x0F\n#define MII_ATLX_PSCR\t\t\t0x10\n#define MII_ATLX_PSSR\t\t\t0x11\n\n \n#define MII_CR_SPEED_SELECT_MSB\t\t0x0040\t \n#define MII_CR_COLL_TEST_ENABLE\t\t0x0080\t \n#define MII_CR_FULL_DUPLEX\t\t0x0100\t \n#define MII_CR_RESTART_AUTO_NEG\t\t0x0200\t \n#define MII_CR_ISOLATE\t\t\t0x0400\t \n#define MII_CR_POWER_DOWN\t\t0x0800\t \n#define MII_CR_AUTO_NEG_EN\t\t0x1000\t \n#define MII_CR_SPEED_SELECT_LSB\t\t0x2000\t \n#define MII_CR_LOOPBACK\t\t\t0x4000\t \n#define MII_CR_RESET\t\t\t0x8000\t \n#define MII_CR_SPEED_MASK\t\t0x2040\n#define MII_CR_SPEED_1000\t\t0x0040\n#define MII_CR_SPEED_100\t\t0x2000\n#define MII_CR_SPEED_10\t\t\t0x0000\n\n \n#define MII_SR_EXTENDED_CAPS\t\t0x0001\t \n#define MII_SR_JABBER_DETECT\t\t0x0002\t \n#define MII_SR_LINK_STATUS\t\t0x0004\t \n#define MII_SR_AUTONEG_CAPS\t\t0x0008\t \n#define MII_SR_REMOTE_FAULT\t\t0x0010\t \n#define MII_SR_AUTONEG_COMPLETE\t\t0x0020\t \n#define MII_SR_PREAMBLE_SUPPRESS\t0x0040\t \n#define MII_SR_EXTENDED_STATUS\t\t0x0100\t \n#define MII_SR_100T2_HD_CAPS\t\t0x0200\t \n#define MII_SR_100T2_FD_CAPS\t\t0x0400\t \n#define MII_SR_10T_HD_CAPS\t\t0x0800\t \n#define MII_SR_10T_FD_CAPS\t\t0x1000\t \n#define MII_SR_100X_HD_CAPS\t\t0x2000\t \n#define MII_SR_100X_FD_CAPS\t\t0x4000\t \n#define MII_SR_100T4_CAPS\t\t0x8000\t \n\n \n#define MII_LPA_SLCT\t\t\t0x001f\t \n#define MII_LPA_10HALF\t\t\t0x0020\t \n#define MII_LPA_10FULL\t\t\t0x0040\t \n#define MII_LPA_100HALF\t\t\t0x0080\t \n#define MII_LPA_100FULL\t\t\t0x0100\t \n#define MII_LPA_100BASE4\t\t0x0200\t \n#define MII_LPA_PAUSE\t\t\t0x0400\t \n#define MII_LPA_ASYPAUSE\t\t0x0800\t \n#define MII_LPA_RFAULT\t\t\t0x2000\t \n#define MII_LPA_LPACK\t\t\t0x4000\t \n#define MII_LPA_NPAGE\t\t\t0x8000\t \n\n \n#define MII_AR_SELECTOR_FIELD\t\t0x0001\t \n#define MII_AR_10T_HD_CAPS\t\t0x0020\t \n#define MII_AR_10T_FD_CAPS\t\t0x0040\t \n#define MII_AR_100TX_HD_CAPS\t\t0x0080\t \n#define MII_AR_100TX_FD_CAPS\t\t0x0100\t \n#define MII_AR_100T4_CAPS\t\t0x0200\t \n#define MII_AR_PAUSE\t\t\t0x0400\t \n#define MII_AR_ASM_DIR\t\t\t0x0800\t \n#define MII_AR_REMOTE_FAULT\t\t0x2000\t \n#define MII_AR_NEXT_PAGE\t\t0x8000\t \n#define MII_AR_SPEED_MASK\t\t0x01E0\n#define MII_AR_DEFAULT_CAP_MASK\t\t0x0DE0\n\n \n#define MII_ATLX_CR_1000T_HD_CAPS\t0x0100\t \n#define MII_ATLX_CR_1000T_FD_CAPS\t0x0200\t \n#define MII_ATLX_CR_1000T_REPEATER_DTE\t0x0400\t \n#define MII_ATLX_CR_1000T_MS_VALUE\t0x0800\t \n#define MII_ATLX_CR_1000T_MS_ENABLE\t0x1000\t \n#define MII_ATLX_CR_1000T_TEST_MODE_NORMAL\t0x0000\t \n#define MII_ATLX_CR_1000T_TEST_MODE_1\t0x2000\t \n#define MII_ATLX_CR_1000T_TEST_MODE_2\t0x4000\t \n#define MII_ATLX_CR_1000T_TEST_MODE_3\t0x6000\t \n#define MII_ATLX_CR_1000T_TEST_MODE_4\t0x8000\t \n#define MII_ATLX_CR_1000T_SPEED_MASK\t0x0300\n#define MII_ATLX_CR_1000T_DEFAULT_CAP_MASK\t0x0300\n\n \n#define MII_ATLX_SR_1000T_LP_HD_CAPS\t0x0400\t \n#define MII_ATLX_SR_1000T_LP_FD_CAPS\t0x0800\t \n#define MII_ATLX_SR_1000T_REMOTE_RX_STATUS\t0x1000\t \n#define MII_ATLX_SR_1000T_LOCAL_RX_STATUS\t0x2000\t \n#define MII_ATLX_SR_1000T_MS_CONFIG_RES\t\t0x4000\t \n#define MII_ATLX_SR_1000T_MS_CONFIG_FAULT\t0x8000\t \n#define MII_ATLX_SR_1000T_REMOTE_RX_STATUS_SHIFT\t12\n#define MII_ATLX_SR_1000T_LOCAL_RX_STATUS_SHIFT\t\t13\n\n \n#define MII_ATLX_ESR_1000T_HD_CAPS\t0x1000\t \n#define MII_ATLX_ESR_1000T_FD_CAPS\t0x2000\t \n#define MII_ATLX_ESR_1000X_HD_CAPS\t0x4000\t \n#define MII_ATLX_ESR_1000X_FD_CAPS\t0x8000\t \n\n \n#define MII_ATLX_PSCR_JABBER_DISABLE\t0x0001\t \n#define MII_ATLX_PSCR_POLARITY_REVERSAL\t0x0002\t \n#define MII_ATLX_PSCR_SQE_TEST\t\t0x0004\t \n#define MII_ATLX_PSCR_MAC_POWERDOWN\t0x0008\n#define MII_ATLX_PSCR_CLK125_DISABLE\t0x0010\t \n#define MII_ATLX_PSCR_MDI_MANUAL_MODE\t0x0000\t \n#define MII_ATLX_PSCR_MDIX_MANUAL_MODE\t0x0020\t \n#define MII_ATLX_PSCR_AUTO_X_1000T\t0x0040\t \n#define MII_ATLX_PSCR_AUTO_X_MODE\t0x0060\t \n#define MII_ATLX_PSCR_10BT_EXT_DIST_ENABLE\t0x0080\t \n#define MII_ATLX_PSCR_MII_5BIT_ENABLE\t0x0100\t \n#define MII_ATLX_PSCR_SCRAMBLER_DISABLE\t0x0200\t \n#define MII_ATLX_PSCR_FORCE_LINK_GOOD\t0x0400\t \n#define MII_ATLX_PSCR_ASSERT_CRS_ON_TX\t0x0800\t \n#define MII_ATLX_PSCR_POLARITY_REVERSAL_SHIFT\t\t1\n#define MII_ATLX_PSCR_AUTO_X_MODE_SHIFT\t\t\t5\n#define MII_ATLX_PSCR_10BT_EXT_DIST_ENABLE_SHIFT\t7\n\n \n#define MII_ATLX_PSSR_SPD_DPLX_RESOLVED\t0x0800\t \n#define MII_ATLX_PSSR_DPLX\t\t0x2000\t \n#define MII_ATLX_PSSR_SPEED\t\t0xC000\t \n#define MII_ATLX_PSSR_10MBS\t\t0x0000\t \n#define MII_ATLX_PSSR_100MBS\t\t0x4000\t \n#define MII_ATLX_PSSR_1000MBS\t\t0x8000\t \n\n#define MII_DBG_ADDR\t\t\t0x1D\n#define MII_DBG_DATA\t\t\t0x1E\n\n \n#define PCI_REG_COMMAND\t\t\t0x04\t \n#define CMD_IO_SPACE\t\t\t0x0001\n#define CMD_MEMORY_SPACE\t\t0x0002\n#define CMD_BUS_MASTER\t\t\t0x0004\n\n \n#define ATLX_WUFC_LNKC\t0x00000001\t \n#define ATLX_WUFC_MAG\t0x00000002\t \n#define ATLX_WUFC_EX\t0x00000004\t \n#define ATLX_WUFC_MC\t0x00000008\t \n#define ATLX_WUFC_BC\t0x00000010\t \n\n#define ADVERTISE_10_HALF\t\t0x0001\n#define ADVERTISE_10_FULL\t\t0x0002\n#define ADVERTISE_100_HALF\t\t0x0004\n#define ADVERTISE_100_FULL\t\t0x0008\n#define ADVERTISE_1000_HALF\t\t0x0010\n#define ADVERTISE_1000_FULL\t\t0x0020\n#define AUTONEG_ADVERTISE_10_100_ALL\t0x000F\t \n#define AUTONEG_ADVERTISE_10_ALL\t0x0003\t \n\n#define PHY_AUTO_NEG_TIME\t\t45\t \n#define PHY_FORCE_TIME\t\t\t20\t \n\n \n#define EEPROM_SUM\t\t\t0xBABA\n\nstruct atlx_spi_flash_dev {\n\tconst char *manu_name;\t \n\t \n\tu8 cmd_wrsr;\n\tu8 cmd_read;\n\tu8 cmd_program;\n\tu8 cmd_wren;\n\tu8 cmd_wrdi;\n\tu8 cmd_rdsr;\n\tu8 cmd_rdid;\n\tu8 cmd_sector_erase;\n\tu8 cmd_chip_erase;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}