{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../CPE233.gen/sources_1/bd/exp1_ckt",
      "name": "exp1_ckt",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "univ_sseg_0": "",
      "ram_single_port_0": "",
      "rca_nb_0": "",
      "cntr_udclr_nb_0": "",
      "reg_nb_sclr_0": "",
      "reg_nb_sclr_1": "",
      "xlconstant_0": "",
      "exp1_0": "",
      "xlslice_0": "",
      "mux_2t1_nb_0": ""
    },
    "components": {
      "univ_sseg_0": {
        "vlnv": "xilinx.com:module_ref:univ_sseg:1.0",
        "xci_name": "exp1_ckt_univ_sseg_0_0",
        "xci_path": "ip\\exp1_ckt_univ_sseg_0_0\\exp1_ckt_univ_sseg_0_0.xci",
        "inst_hier_path": "univ_sseg_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "univ_sseg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "cnt2": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "valid": {
            "direction": "I"
          },
          "dp_en": {
            "direction": "I"
          },
          "dp_sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "mod_sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sign": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ssegs": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "disp_en": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ram_single_port_0": {
        "vlnv": "xilinx.com:module_ref:ram_single_port:1.0",
        "xci_name": "exp1_ckt_ram_single_port_0_0",
        "xci_path": "ip\\exp1_ckt_ram_single_port_0_0\\exp1_ckt_ram_single_port_0_0.xci",
        "inst_hier_path": "ram_single_port_0",
        "parameters": {
          "m": {
            "value": "8"
          },
          "n": {
            "value": "3"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ram_single_port",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "we": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "rca_nb_0": {
        "vlnv": "xilinx.com:module_ref:rca_nb:1.0",
        "xci_name": "exp1_ckt_rca_nb_0_0",
        "xci_path": "ip\\exp1_ckt_rca_nb_0_0\\exp1_ckt_rca_nb_0_0.xci",
        "inst_hier_path": "rca_nb_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rca_nb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "cin": {
            "direction": "I"
          },
          "sum": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "co": {
            "direction": "O"
          }
        }
      },
      "cntr_udclr_nb_0": {
        "vlnv": "xilinx.com:module_ref:cntr_udclr_nb:1.0",
        "xci_name": "exp1_ckt_cntr_udclr_nb_0_0",
        "xci_path": "ip\\exp1_ckt_cntr_udclr_nb_0_0\\exp1_ckt_cntr_udclr_nb_0_0.xci",
        "inst_hier_path": "cntr_udclr_nb_0",
        "parameters": {
          "n": {
            "value": "3"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cntr_udclr_nb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clr": {
            "direction": "I"
          },
          "up": {
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "count": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "rco": {
            "direction": "O"
          }
        }
      },
      "reg_nb_sclr_0": {
        "vlnv": "xilinx.com:module_ref:reg_nb_sclr:1.0",
        "xci_name": "exp1_ckt_reg_nb_sclr_0_0",
        "xci_path": "ip\\exp1_ckt_reg_nb_sclr_0_0\\exp1_ckt_reg_nb_sclr_0_0.xci",
        "inst_hier_path": "reg_nb_sclr_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_nb_sclr",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clr": {
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "reg_nb_sclr_1": {
        "vlnv": "xilinx.com:module_ref:reg_nb_sclr:1.0",
        "xci_name": "exp1_ckt_reg_nb_sclr_0_1",
        "xci_path": "ip\\exp1_ckt_reg_nb_sclr_0_1\\exp1_ckt_reg_nb_sclr_0_1.xci",
        "inst_hier_path": "reg_nb_sclr_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_nb_sclr",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clr": {
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "exp1_ckt_xlconstant_0_0",
        "xci_path": "ip\\exp1_ckt_xlconstant_0_0\\exp1_ckt_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "exp1_0": {
        "vlnv": "xilinx.com:module_ref:exp1:1.0",
        "xci_name": "exp1_ckt_exp1_0_0",
        "xci_path": "ip\\exp1_ckt_exp1_0_0\\exp1_ckt_exp1_0_0.xci",
        "inst_hier_path": "exp1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "exp1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "btn": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rco": {
            "direction": "I"
          },
          "lsb": {
            "direction": "I"
          },
          "clr": {
            "direction": "O"
          },
          "ld": {
            "direction": "O"
          },
          "we": {
            "direction": "O"
          },
          "sel": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "exp1_ckt_xlslice_0_0",
        "xci_path": "ip\\exp1_ckt_xlslice_0_0\\exp1_ckt_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "mux_2t1_nb_0": {
        "vlnv": "xilinx.com:module_ref:mux_2t1_nb:1.0",
        "xci_name": "exp1_ckt_mux_2t1_nb_0_1",
        "xci_path": "ip\\exp1_ckt_mux_2t1_nb_0_1\\exp1_ckt_mux_2t1_nb_0_1.xci",
        "inst_hier_path": "mux_2t1_nb_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2t1_nb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SEL": {
            "direction": "I"
          },
          "D0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "cntr_udclr_nb_0/clk",
          "ram_single_port_0/clk",
          "univ_sseg_0/clk",
          "reg_nb_sclr_0/clk",
          "reg_nb_sclr_1/clk",
          "exp1_0/clk"
        ]
      },
      "Net1": {
        "ports": [
          "exp1_0/ld",
          "reg_nb_sclr_1/ld",
          "reg_nb_sclr_0/ld"
        ]
      },
      "Net2": {
        "ports": [
          "exp1_0/clr",
          "reg_nb_sclr_1/clr",
          "reg_nb_sclr_0/clr",
          "cntr_udclr_nb_0/clr"
        ]
      },
      "cntr_udclr_nb_0_count": {
        "ports": [
          "cntr_udclr_nb_0/count",
          "ram_single_port_0/addr"
        ]
      },
      "cntr_udclr_nb_0_rco": {
        "ports": [
          "cntr_udclr_nb_0/rco",
          "exp1_0/rco"
        ]
      },
      "exp1_0_sel": {
        "ports": [
          "exp1_0/sel",
          "mux_2t1_nb_0/SEL"
        ]
      },
      "exp1_0_we": {
        "ports": [
          "exp1_0/we",
          "ram_single_port_0/we"
        ]
      },
      "mux_2t1_nb_0_D_OUT": {
        "ports": [
          "mux_2t1_nb_0/D_OUT",
          "reg_nb_sclr_0/data_in"
        ]
      },
      "ram_single_port_0_data_out": {
        "ports": [
          "ram_single_port_0/data_out",
          "univ_sseg_0/cnt1"
        ]
      },
      "rca_nb_0_sum": {
        "ports": [
          "rca_nb_0/sum",
          "mux_2t1_nb_0/D0"
        ]
      },
      "reg_nb_sclr_0_data_out": {
        "ports": [
          "reg_nb_sclr_0/data_out",
          "rca_nb_0/a",
          "reg_nb_sclr_1/data_in",
          "xlslice_0/Din"
        ]
      },
      "reg_nb_sclr_1_data_out": {
        "ports": [
          "reg_nb_sclr_1/data_out",
          "rca_nb_0/b"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "rca_nb_0/cin"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "exp1_0/lsb"
        ]
      }
    }
  }
}