TimeQuest Timing Analyzer report for Uni_Projektas
Tue Apr 25 21:52:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'ADC_CLK'
 16. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLK'
 31. Fast Model Hold: 'CLK'
 32. Fast Model Minimum Pulse Width: 'CLK'
 33. Fast Model Minimum Pulse Width: 'ADC_CLK'
 34. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Multicorner Timing Analysis Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Tue Apr 25 21:52:51 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }   ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA } ;
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 159.08 MHz ; 159.08 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 5.733 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 6.933  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
; ADC_DCLKA ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.733  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA               ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.394      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 5.985  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.142      ;
; 6.035  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                    ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.092      ;
; 6.091  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter                  ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.036      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 6.155  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 3.972      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[9]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[6]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[5]~reg0                  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[5]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[4]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[3]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.714 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[12]~en                   ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.310      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.808 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.232      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[9]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[6]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[5]~reg0                  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[5]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[4]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[3]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.822 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[12]~en                   ; CLK          ; CLK         ; 20.000       ; -0.016     ; 6.202      ;
; 13.861 ; STATE_MANAGER:this_state_manager|counter[12]                                                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                   ; CLK          ; CLK         ; 20.000       ; 0.001      ; 6.180      ;
; 13.882 ; Read_adc_manager:this_read_adc_manager|address_counter[7]                                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK          ; CLK         ; 20.000       ; 0.009      ; 6.167      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 13.962 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.078      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[9]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[6]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[5]~reg0                  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[5]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[4]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[3]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~en                    ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.068 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[12]~en                   ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.956      ;
; 14.082 ; STATE_MANAGER:this_state_manager|counter[4]                                                                                                                                                                                 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                   ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.959      ;
; 14.089 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.955      ;
; 14.089 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.955      ;
; 14.090 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.954      ;
; 14.093 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[2]~en                    ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.941      ;
; 14.093 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~en                    ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.941      ;
; 14.094 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.950      ;
; 14.096 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.948      ;
; 14.112 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.785      ;
; 14.112 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.785      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                         ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.762 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.766 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.767 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.772 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.775 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.786 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.092      ;
; 0.791 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.097      ;
; 0.791 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.097      ;
; 0.798 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.104      ;
; 0.807 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.113      ;
; 0.813 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.119      ;
; 0.905 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.211      ;
; 0.909 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[2]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.215      ;
; 0.912 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.218      ;
; 0.914 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.220      ;
; 0.920 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.226      ;
; 0.929 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.235      ;
; 0.941 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.247      ;
; 0.945 ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.251      ;
; 0.975 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.281      ;
; 0.976 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.382      ;
; 0.982 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.388      ;
; 0.987 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.393      ;
; 0.994 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.400      ;
; 1.009 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.372      ;
; 1.019 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.382      ;
; 1.019 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.382      ;
; 1.029 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.392      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.430 ; 7.430 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.471 ; 7.471 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.327 ; 7.327 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.306 ; 7.306 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.576 ; 7.576 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 7.190 ; 7.190 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 7.173 ; 7.173 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 7.149 ; 7.149 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.887 ; 6.887 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.267 ; 4.267 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.086 ; 8.086 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.589 ; 7.589 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.207 ; 7.207 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 6.858 ; 6.858 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.215 ; 7.215 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.062 ; 8.062 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.086 ; 8.086 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.621 ; -6.621 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -7.164 ; -7.164 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -7.205 ; -7.205 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.061 ; -7.061 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.040 ; -7.040 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.310 ; -7.310 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -7.330 ; -7.330 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.924 ; -6.924 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.907 ; -6.907 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.883 ; -6.883 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.621 ; -6.621 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.579 ; -3.579 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.569 ; -6.569 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -7.323 ; -7.323 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -6.941 ; -6.941 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -6.569 ; -6.569 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -6.569 ; -6.569 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -6.592 ; -6.592 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -6.949 ; -6.949 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -7.796 ; -7.796 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -7.820 ; -7.820 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 5.933 ; 5.933 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 6.689 ; 6.689 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.846 ; 4.846 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.528 ; 6.528 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.431 ; 7.431 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.072 ; 5.072 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.072 ; 5.072 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.064 ; 5.064 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.059 ; 5.059 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.439 ; 5.439 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.995 ; 6.995 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.498 ; 6.498 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.109 ; 7.109 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.431 ; 7.431 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.129 ; 7.129 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.484 ; 5.484 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.457 ; 5.457 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.779 ; 5.779 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 5.758 ; 5.758 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.155 ; 6.155 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 4.869 ; 4.869 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.160 ; 6.160 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.418 ; 5.418 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 7.129 ; 7.129 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.460 ; 6.460 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.054 ; 6.054 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.547 ; 6.547 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.132 ; 4.132 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.173 ; 4.173 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.121 ; 4.121 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.030 ; 5.030 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.016 ; 5.016 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.424 ; 4.424 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.016 ; 5.016 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.503 ; 6.503 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 5.998 ; 5.998 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 5.933 ; 5.933 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 6.689 ; 6.689 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.846 ; 4.846 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.528 ; 6.528 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 5.059 ; 5.059 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.072 ; 5.072 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.072 ; 5.072 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.064 ; 5.064 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.059 ; 5.059 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.439 ; 5.439 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.995 ; 6.995 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.498 ; 6.498 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.109 ; 7.109 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.431 ; 7.431 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.121 ; 4.121 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.484 ; 5.484 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.457 ; 5.457 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.779 ; 5.779 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 5.758 ; 5.758 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.155 ; 6.155 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 4.869 ; 4.869 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.160 ; 6.160 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.418 ; 5.418 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 7.129 ; 7.129 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.460 ; 6.460 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.054 ; 6.054 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.547 ; 6.547 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.132 ; 4.132 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.173 ; 4.173 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.121 ; 4.121 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.030 ; 5.030 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.016 ; 5.016 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.424 ; 4.424 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.016 ; 5.016 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.503 ; 6.503 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 5.998 ; 5.998 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.193 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.583 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 5.310 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.597 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.597 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.805 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.017 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.346 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.708 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.051 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.193 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.583 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 5.310 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.597 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.597 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.805 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.017 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.346 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.708 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.051 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.193     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.583     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 5.310     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.597     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.597     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.805     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.017     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.346     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.708     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.051     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.193     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.583     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 5.310     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.597     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.597     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.805     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.017     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.346     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.708     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.051     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 8.286 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 7.873  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
; ADC_DCLKA ; 17.778 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.286  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.611      ;
; 8.327  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                           ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.570      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.358  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.539      ;
; 8.383  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                                                         ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.514      ;
; 17.387 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.580      ;
; 17.387 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.580      ;
; 17.387 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.580      ;
; 17.387 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.580      ;
; 17.460 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.507      ;
; 17.460 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.507      ;
; 17.460 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.507      ;
; 17.460 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.507      ;
; 17.506 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.460      ;
; 17.506 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.460      ;
; 17.506 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.460      ;
; 17.506 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.460      ;
; 17.508 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.459      ;
; 17.508 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.459      ;
; 17.508 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.459      ;
; 17.508 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.459      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.456      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.456      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.456      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.456      ;
; 17.525 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.442      ;
; 17.525 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.442      ;
; 17.525 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.442      ;
; 17.525 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.442      ;
; 17.539 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.428      ;
; 17.539 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.428      ;
; 17.539 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.428      ;
; 17.539 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.428      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.557 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.412      ;
; 17.557 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.412      ;
; 17.557 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.412      ;
; 17.557 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.412      ;
; 17.560 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.409      ;
; 17.560 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.409      ;
; 17.560 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.409      ;
; 17.560 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.409      ;
; 17.568 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.401      ;
; 17.568 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.401      ;
; 17.568 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.401      ;
; 17.568 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.401      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                         ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.260 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.412      ;
; 0.270 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.270 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.275 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.427      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.482      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.288 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.488      ;
; 0.289 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.291 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.492      ;
; 0.295 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.495      ;
; 0.296 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.492      ;
; 0.296 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.304 ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.456      ;
; 0.313 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[2]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.466      ;
; 0.322 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.474      ;
; 0.335 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.487      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.789 ; 3.789 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 3.750 ; 3.750 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 3.779 ; 3.779 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.703 ; 3.703 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.687 ; 3.687 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.767 ; 3.767 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.789 ; 3.789 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.655 ; 3.655 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.642 ; 3.642 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.613 ; 3.613 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 1.714 ; 1.714 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 3.973 ; 3.973 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.739 ; 3.739 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.613 ; 3.613 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.504 ; 3.504 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.500 ; 3.500 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.517 ; 3.517 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.622 ; 3.622 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 3.968 ; 3.968 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 3.973 ; 3.973 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.451 ; -3.451 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.630 ; -3.630 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.659 ; -3.659 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.583 ; -3.583 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.669 ; -3.669 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.535 ; -3.535 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.522 ; -3.522 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.451 ; -3.451 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.497 ; -1.497 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.380 ; -3.380 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.619 ; -3.619 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.384 ; -3.384 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.380 ; -3.380 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.397 ; -3.397 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.502 ; -3.502 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.848 ; -3.848 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.853 ; -3.853 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.290 ; 2.290 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.453 ; 2.453 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.505 ; 2.505 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.776 ; 2.776 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.063 ; 2.063 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.064 ; 2.064 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.060 ; 2.060 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.057 ; 2.057 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.175 ; 2.175 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.536 ; 2.536 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.708 ; 2.708 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.628 ; 2.628 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.776 ; 2.776 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 2.735 ; 2.735 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.204 ; 2.204 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.186 ; 2.186 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.270 ; 2.270 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.259 ; 2.259 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.384 ; 2.384 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.054 ; 2.054 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.402 ; 2.402 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.165 ; 2.165 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.735 ; 2.735 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.547 ; 2.547 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.289 ; 2.289 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.478 ; 2.478 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.679 ; 1.679 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.698 ; 1.698 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.670 ; 1.670 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.039 ; 2.039 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.007 ; 2.007 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.757 ; 1.757 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.007 ; 2.007 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.494 ; 2.494 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.271 ; 2.271 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.290 ; 2.290 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.453 ; 2.453 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.505 ; 2.505 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.057 ; 2.057 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.063 ; 2.063 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.064 ; 2.064 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.060 ; 2.060 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.057 ; 2.057 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.175 ; 2.175 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.536 ; 2.536 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.708 ; 2.708 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.628 ; 2.628 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.776 ; 2.776 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.670 ; 1.670 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.204 ; 2.204 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.186 ; 2.186 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.270 ; 2.270 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.259 ; 2.259 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.384 ; 2.384 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.054 ; 2.054 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.402 ; 2.402 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.165 ; 2.165 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.735 ; 2.735 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.547 ; 2.547 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.289 ; 2.289 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.478 ; 2.478 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.679 ; 1.679 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.698 ; 1.698 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.670 ; 1.670 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.039 ; 2.039 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.007 ; 2.007 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.757 ; 1.757 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.007 ; 2.007 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.494 ; 2.494 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.271 ; 2.271 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.980 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.109 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.025 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.042 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.132 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.249 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.341 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.980 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.109 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.025 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.042 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.132 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.249 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.341 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.980     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.109     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.025     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.042     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.132     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.249     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.341     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.980     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.109     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.025     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.042     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.132     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.249     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.341     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.733 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK         ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; N/A   ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  CLK             ; 5.733 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.430 ; 7.430 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.471 ; 7.471 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.327 ; 7.327 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.306 ; 7.306 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.576 ; 7.576 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 7.190 ; 7.190 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 7.173 ; 7.173 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 7.149 ; 7.149 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.887 ; 6.887 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.267 ; 4.267 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.086 ; 8.086 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.589 ; 7.589 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.207 ; 7.207 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 6.858 ; 6.858 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.215 ; 7.215 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.062 ; 8.062 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.086 ; 8.086 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.451 ; -3.451 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.630 ; -3.630 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.659 ; -3.659 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.583 ; -3.583 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.669 ; -3.669 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.535 ; -3.535 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.522 ; -3.522 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.451 ; -3.451 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.497 ; -1.497 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.380 ; -3.380 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.619 ; -3.619 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.384 ; -3.384 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.380 ; -3.380 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.397 ; -3.397 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.502 ; -3.502 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.848 ; -3.848 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.853 ; -3.853 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 5.933 ; 5.933 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 6.689 ; 6.689 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.846 ; 4.846 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.528 ; 6.528 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.431 ; 7.431 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.072 ; 5.072 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.072 ; 5.072 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.064 ; 5.064 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.059 ; 5.059 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.439 ; 5.439 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.995 ; 6.995 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.498 ; 6.498 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.109 ; 7.109 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.835 ; 6.835 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.431 ; 7.431 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.129 ; 7.129 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.484 ; 5.484 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.457 ; 5.457 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.779 ; 5.779 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 5.758 ; 5.758 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.155 ; 6.155 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 4.869 ; 4.869 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.160 ; 6.160 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.418 ; 5.418 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 7.129 ; 7.129 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.460 ; 6.460 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.054 ; 6.054 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.547 ; 6.547 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.132 ; 4.132 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.173 ; 4.173 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.121 ; 4.121 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.030 ; 5.030 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.016 ; 5.016 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.424 ; 4.424 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.016 ; 5.016 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.503 ; 6.503 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 5.998 ; 5.998 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.290 ; 2.290 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.453 ; 2.453 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.505 ; 2.505 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.057 ; 2.057 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.063 ; 2.063 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.064 ; 2.064 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.060 ; 2.060 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.057 ; 2.057 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.175 ; 2.175 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.536 ; 2.536 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.708 ; 2.708 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.628 ; 2.628 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.776 ; 2.776 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.670 ; 1.670 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.204 ; 2.204 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.186 ; 2.186 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.270 ; 2.270 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.259 ; 2.259 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.384 ; 2.384 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.054 ; 2.054 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.402 ; 2.402 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.165 ; 2.165 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.735 ; 2.735 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.547 ; 2.547 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.289 ; 2.289 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.478 ; 2.478 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.679 ; 1.679 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.698 ; 1.698 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.670 ; 1.670 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.039 ; 2.039 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.007 ; 2.007 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.757 ; 1.757 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.007 ; 2.007 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.494 ; 2.494 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.271 ; 2.271 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ADC_DCLKA  ; CLK      ; 23       ; 23       ; 0        ; 0        ;
; CLK        ; CLK      ; 3976     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ADC_DCLKA  ; CLK      ; 23       ; 23       ; 0        ; 0        ;
; CLK        ; CLK      ; 3976     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 25 21:52:51 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update|clk could not be matched with a pin
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update|datain could not be matched with a pin
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update|regout could not be matched with a pin
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update~clkctrl|outclk could not be matched with a pin
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update~feeder|combout could not be matched with a pin
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update~feeder|datad could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(5): Argument <targets> is an empty collection
    Info (332050): create_clock -name PLL_CLK -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|clk Corr_Main_1|corr_buffer_update|datain Corr_Main_1|corr_buffer_update|regout Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] Corr_Main_1|corr_buffer_update~clkctrl|outclk Corr_Main_1|corr_buffer_update~feeder|combout Corr_Main_1|corr_buffer_update~feeder|datad}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 5.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.733         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 8.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.286         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Tue Apr 25 21:52:52 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


