module PISO_REG(d,clk,s1,q);
input [3:0]d;
input clk,s1;
output q;
wire q1,q2,q3,d1,d2,d3;
dff a(d[3],clk,q1);
s1 a1(q1,d[2],s1,d1);
dff b(d[1],clk,q2);
s1 b1(q2,d[1],s1,d2);
dff c(d1,clk,q3);
s1 c1(q3,d[0],s1,d3);
dff dd(d3,clk,q);
endmodule

module s1(a,b,s1,q);
input a,b,s1;
output q;
assign q=(~s1&b)|(s1&a);
endmodule

module d_ff(d,clk,q);
input d,clk;
output q;
reg q=0;
always @(clk);
initial 
begin
q<=d;
end
endmodule
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


module PISO_tb();
reg [3:0]d;
reg clk,s1;
wire q;
PISO_REG dut(d,clk,s1,q);
initial begin
clk=1'b0;
forever #5 clk=~clk;
end
initial begin
s1=0;d=4'b1100;
#10 s1=1;
#10 s1=1;
#10 s1=0;
#10 s1=0;d=4'b0110;
#100 $finish;
end
endmodule
