{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702738829054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702738829055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 22:00:28 2023 " "Processing started: Sat Dec 16 22:00:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702738829055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1702738829055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DECODER -c DECODER " "Command: quartus_drc DECODER -c DECODER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1702738829055 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DECODER 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"DECODER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1702738829312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1702738829565 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DECODER.sdc " "Synopsys Design Constraints File file not found: 'DECODER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1702738830662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1702738830662 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1702738830662 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1702738830663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1702738830664 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1702738830664 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PRG_CNT\[16\] " "Node  \"PRG_CNT\[16\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[0\] " "Node  \"PRG_CNT\[0\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[1\] " "Node  \"PRG_CNT\[1\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[2\] " "Node  \"PRG_CNT\[2\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[3\] " "Node  \"PRG_CNT\[3\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[4\] " "Node  \"PRG_CNT\[4\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[5\] " "Node  \"PRG_CNT\[5\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[6\] " "Node  \"PRG_CNT\[6\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[7\] " "Node  \"PRG_CNT\[7\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[8\] " "Node  \"PRG_CNT\[8\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[9\] " "Node  \"PRG_CNT\[9\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[10\] " "Node  \"PRG_CNT\[10\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[11\] " "Node  \"PRG_CNT\[11\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[12\] " "Node  \"PRG_CNT\[12\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[13\] " "Node  \"PRG_CNT\[13\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[14\] " "Node  \"PRG_CNT\[14\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[15\] " "Node  \"PRG_CNT\[15\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " INSTRUCTION\[4\] " "Node  \"INSTRUCTION\[4\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[17\] " "Node  \"PRG_CNT\[17\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[18\] " "Node  \"PRG_CNT\[18\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[19\] " "Node  \"PRG_CNT\[19\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[20\] " "Node  \"PRG_CNT\[20\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[21\] " "Node  \"PRG_CNT\[21\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[22\] " "Node  \"PRG_CNT\[22\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[23\] " "Node  \"PRG_CNT\[23\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[24\] " "Node  \"PRG_CNT\[24\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[25\] " "Node  \"PRG_CNT\[25\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[26\] " "Node  \"PRG_CNT\[26\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[27\] " "Node  \"PRG_CNT\[27\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_NODES_INFO" " PRG_CNT\[28\] " "Node  \"PRG_CNT\[28\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702738830788 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1702738830788 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1702738830788 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "50 0 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1702738830790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702738830873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 22:00:30 2023 " "Processing ended: Sat Dec 16 22:00:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702738830873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702738830873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702738830873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1702738830873 ""}
