vhdl work "../../../Pulpit/Serdes/serializer.vhd"
vhdl work "../../../Pulpit/Serdes/deserializer.vhd"
vhdl work "connect_ser_des.vhd"
verilog work "Testserdes.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
