Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 23 21:27:28 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905201956) to (Rev. 1905232126)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_nodeDetector_0_0'.


-Upgrade has added interface 'out2_0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_1_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_2_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_3_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_4_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_5_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_6_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgrade has added port 'out2_0_V'

-Upgrade has added port 'out2_1_V'

-Upgrade has added port 'out2_2_V'

-Upgrade has added port 'out2_3_V'

-Upgrade has added port 'out2_4_V'

-Upgrade has added port 'out2_5_V'

-Upgrade has added port 'out2_6_V'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 19:56:56 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905181215) to (Rev. 1905201956)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_nodeDetector_0_0'.


-Upgrade has removed interface 'out0_V'

-Upgrade has removed interface 'out1_V'

-Upgrade has removed interface 'out2_V'

-Upgrade has removed interface 'out3_V'

-Upgrade has removed interface 'out4_V'

-Upgrade has removed interface 'out5_V'

-Upgrade has removed interface 'out6_V'

-Upgrade has added interface 'out_0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_1_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_2_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_3_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_4_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_5_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_6_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgrade has removed port 'out0_V'

-Upgrade has removed port 'out1_V'

-Upgrade has removed port 'out2_V'

-Upgrade has removed port 'out3_V'

-Upgrade has removed port 'out4_V'

-Upgrade has removed port 'out5_V'

-Upgrade has removed port 'out6_V'

-Upgrade has added port 'out_0_V'

-Upgrade has added port 'out_1_V'

-Upgrade has added port 'out_2_V'

-Upgrade has added port 'out_3_V'

-Upgrade has added port 'out_4_V'

-Upgrade has added port 'out_5_V'

-Upgrade has added port 'out_6_V'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 10:35:50 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dvi2rgb_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dvi2rgb_0_0 (digilentinc.com:ip:dvi2rgb:1.9 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 12:18:11 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905181125) to (Rev. 1905181215)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 11:27:15 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905181013) to (Rev. 1905181125)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_nodeDetector_0_0'.


-Upgrade has removed interface 'detectionOut_V'

-Upgrade has added interface 'out0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out1_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out2_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out3_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out4_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out5_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out6_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgrade has removed port 'detectionOut_V'

-Upgrade has added port 'out0_V'

-Upgrade has added port 'out1_V'

-Upgrade has added port 'out2_V'

-Upgrade has added port 'out3_V'

-Upgrade has added port 'out4_V'

-Upgrade has added port 'out5_V'

-Upgrade has added port 'out6_V'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 10:14:12 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905172253) to (Rev. 1905181013)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_nodeDetector_0_0'.


-Upgrade has added interface 'detectionOut_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgrade has added port 'detectionOut_V'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 22:54:19 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905172037) to (Rev. 1905172253)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CRTL_BUS_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_CRTL_BUS_AWADDR' width 7 differs from original width 6







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 20:38:38 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905171937) to (Rev. 1905172037)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CRTL_BUS_ARADDR' width 6 differs from original width 5

-Upgraded port 's_axi_CRTL_BUS_AWADDR' width 6 differs from original width 5







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 19:37:28 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_nodeDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_nodeDetector_0_0 (xilinx.com:hls:nodeDetector:1.0) from (Rev. 1905171837) to (Rev. 1905171937)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_nodeDetector_0_0'.


-Upgrade has removed interface 'interrupt'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_nodeDetector_0_0'. These changes may impact your design.


-Upgrade has removed port 'interrupt'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 20:56:56 2019
| Host         : Muehle running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dvi2rgb_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dvi2rgb_0_0 (digilentinc.com:ip:dvi2rgb:1.9 (Rev. 1)) to Vivado generation flows.

