// Seed: 135263418
module module_0;
  wire ['b0 : -1 'b0] id_1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4
);
  localparam id_6 = 1;
  module_0 modCall_1 ();
  logic [7:0] id_7, id_8;
  always @(*) id_8[-1] <= 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
  parameter id_7 = 1, id_8 = id_1, id_9 = 1, id_10 = id_8 > ~1'b0, id_11 = -1;
  assign id_2 = id_4;
  assign id_5 = id_4;
  assign id_2 = id_1;
endmodule
