<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tfgg484-1" LaunchTime="1576771821">
  <File Type="PA-TCL" Name="UART_SDRAM.tcl"/>
  <File Type="REPORTS-TCL" Name="UART_SDRAM_reports.tcl"/>
  <File Type="RDS-RDS" Name="UART_SDRAM.vds"/>
  <File Type="RDS-UTIL" Name="UART_SDRAM_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="UART_SDRAM_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="UART_SDRAM.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/block_ram_add/block_ram_add.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Desktop/bram_uart/bram_uart.srcs/sources_1/ip/block_ram_add/block_ram_add.xci"/>
        <Attr Name="ImportTime" Val="1576755376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/clock_div.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/clock_div.v"/>
        <Attr Name="ImportTime" Val="1576743912"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/sync.v"/>
        <Attr Name="ImportTime" Val="1576756018"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/uart_txd.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/uart_txd.v"/>
        <Attr Name="ImportTime" Val="1576764573"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/uart_vga_out.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/uart_vga_out.v"/>
        <Attr Name="ImportTime" Val="1576759830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/UART_SDRAM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/UART_SDRAM.v"/>
        <Attr Name="ImportTime" Val="1576763643"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/bram_uart/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1576765438"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UART_SDRAM"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/uart_bram.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Desktop/bram_uart/bram_uart.srcs/constrs_1/new/uart_bram.xdc"/>
        <Attr Name="ImportTime" Val="1576763124"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/uart_bram.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
