|DE2_115_dsp_design_top
OSC_50[0] => OSC_50[0].IN1
OSC_50[1] => ~NO_FANOUT~
OSC_50[2] => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= <GND>
LEDG[0] <= pll:pll_inst.locked
LEDG[1] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset_n.IN1
SW[0] => AD_SCLK.DATAIN
SW[0] => LEDG[1].DATAIN
SW[1] => AD_SDIO.DATAIN
SW[1] => LEDG[2].DATAIN
SW[2] => LEDG[6].DATAIN
SW[2] => LEDG.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[2] => fir_in_data.OUTPUTSELECT
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0_D[0] <= a2da_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX0_D[1] <= a2da_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX0_D[2] <= a2da_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX0_D[3] <= a2da_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX0_D[4] <= <GND>
HEX0_D[5] <= <GND>
HEX0_D[6] <= <VCC>
HEX1_D[0] <= a2da_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1_D[1] <= a2da_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1_D[2] <= a2da_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1_D[3] <= a2da_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1_D[4] <= <GND>
HEX1_D[5] <= <GND>
HEX1_D[6] <= <VCC>
HEX2_D[0] <= a2da_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX2_D[1] <= a2da_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX2_D[2] <= a2da_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX2_D[3] <= a2da_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX2_D[4] <= <GND>
HEX2_D[5] <= <GND>
HEX2_D[6] <= <VCC>
HEX3_D[0] <= a2da_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX3_D[1] <= a2da_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX3_D[2] <= a2da_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX3_D[3] <= a2da_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX3_D[4] <= <GND>
HEX3_D[5] <= <GND>
HEX3_D[6] <= <VCC>
HEX4_D[0] <= <GND>
HEX4_D[1] <= <GND>
HEX4_D[2] <= <GND>
HEX4_D[3] <= <GND>
HEX4_D[4] <= <GND>
HEX4_D[5] <= <GND>
HEX4_D[6] <= <GND>
HEX5_D[0] <= <GND>
HEX5_D[1] <= <GND>
HEX5_D[2] <= <GND>
HEX5_D[3] <= <GND>
HEX5_D[4] <= <GND>
HEX5_D[5] <= <GND>
HEX5_D[6] <= <GND>
HEX6_D[0] <= <GND>
HEX6_D[1] <= <GND>
HEX6_D[2] <= <GND>
HEX6_D[3] <= <GND>
HEX6_D[4] <= <GND>
HEX6_D[5] <= <GND>
HEX6_D[6] <= <GND>
HEX7_D[0] <= <GND>
HEX7_D[1] <= <GND>
HEX7_D[2] <= <GND>
HEX7_D[3] <= <GND>
HEX7_D[4] <= <GND>
HEX7_D[5] <= <GND>
HEX7_D[6] <= <GND>
LCD_BLON <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <VCC>
LCD_RS <= <GND>
LCD_RW <= <GND>
EEP_I2C_SCL <= EEP_I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SDA <> EEP_I2C_SDA
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_SDA
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_n <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_n <= <GND>
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_n <= <GND>
DRAM_WE_n <= <GND>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_ADDR[18] <= <GND>
SRAM_ADDR[19] <= <GND>
SRAM_CE_n <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_LB_n <= <GND>
SRAM_OE_n <= <GND>
SRAM_UB_n <= <GND>
SRAM_WE_n <= <GND>
FLASH_ADDR[0] <= <GND>
FLASH_ADDR[1] <= <GND>
FLASH_ADDR[2] <= <GND>
FLASH_ADDR[3] <= <GND>
FLASH_ADDR[4] <= <GND>
FLASH_ADDR[5] <= <GND>
FLASH_ADDR[6] <= <GND>
FLASH_ADDR[7] <= <GND>
FLASH_ADDR[8] <= <GND>
FLASH_ADDR[9] <= <GND>
FLASH_ADDR[10] <= <GND>
FLASH_ADDR[11] <= <GND>
FLASH_ADDR[12] <= <GND>
FLASH_ADDR[13] <= <GND>
FLASH_ADDR[14] <= <GND>
FLASH_ADDR[15] <= <GND>
FLASH_ADDR[16] <= <GND>
FLASH_ADDR[17] <= <GND>
FLASH_ADDR[18] <= <GND>
FLASH_ADDR[19] <= <GND>
FLASH_ADDR[20] <= <GND>
FLASH_ADDR[21] <= <GND>
FLASH_ADDR[22] <= <GND>
FLASH_CE_n <= <GND>
FLASH_DQ[0] <> FLASH_DQ[0]
FLASH_DQ[1] <> FLASH_DQ[1]
FLASH_DQ[2] <> FLASH_DQ[2]
FLASH_DQ[3] <> FLASH_DQ[3]
FLASH_DQ[4] <> FLASH_DQ[4]
FLASH_DQ[5] <> FLASH_DQ[5]
FLASH_DQ[6] <> FLASH_DQ[6]
FLASH_DQ[7] <> FLASH_DQ[7]
FLASH_OE_n <= <GND>
FLASH_RESET_n <= <GND>
FLASH_RY => ~NO_FANOUT~
FLASH_WE_n <= <GND>
FLASH_WP_n <= <GND>
AD_SCLK <> AD_SCLK
AD_SDIO <> AD_SDIO
ADA_D[0] => per_a2da_d[0].DATAIN
ADA_D[1] => per_a2da_d[1].DATAIN
ADA_D[2] => per_a2da_d[2].DATAIN
ADA_D[3] => per_a2da_d[3].DATAIN
ADA_D[4] => per_a2da_d[4].DATAIN
ADA_D[5] => per_a2da_d[5].DATAIN
ADA_D[6] => per_a2da_d[6].DATAIN
ADA_D[7] => per_a2da_d[7].DATAIN
ADA_D[8] => per_a2da_d[8].DATAIN
ADA_D[9] => per_a2da_d[9].DATAIN
ADA_D[10] => per_a2da_d[10].DATAIN
ADA_D[11] => per_a2da_d[11].DATAIN
ADA_D[12] => per_a2da_d[12].DATAIN
ADA_D[13] => per_a2da_d[13].DATAIN
ADA_DCO => per_a2da_d[0].CLK
ADA_DCO => per_a2da_d[1].CLK
ADA_DCO => per_a2da_d[2].CLK
ADA_DCO => per_a2da_d[3].CLK
ADA_DCO => per_a2da_d[4].CLK
ADA_DCO => per_a2da_d[5].CLK
ADA_DCO => per_a2da_d[6].CLK
ADA_DCO => per_a2da_d[7].CLK
ADA_DCO => per_a2da_d[8].CLK
ADA_DCO => per_a2da_d[9].CLK
ADA_DCO => per_a2da_d[10].CLK
ADA_DCO => per_a2da_d[11].CLK
ADA_DCO => per_a2da_d[12].CLK
ADA_DCO => per_a2da_d[13].CLK
ADA_OE <= <GND>
ADA_OR => LEDG.DATAB
ADA_SPI_CS <= <VCC>
ADB_D[0] => ~NO_FANOUT~
ADB_D[1] => ~NO_FANOUT~
ADB_D[2] => ~NO_FANOUT~
ADB_D[3] => ~NO_FANOUT~
ADB_D[4] => ~NO_FANOUT~
ADB_D[5] => ~NO_FANOUT~
ADB_D[6] => ~NO_FANOUT~
ADB_D[7] => ~NO_FANOUT~
ADB_D[8] => ~NO_FANOUT~
ADB_D[9] => ~NO_FANOUT~
ADB_D[10] => ~NO_FANOUT~
ADB_D[11] => ~NO_FANOUT~
ADB_D[12] => ~NO_FANOUT~
ADB_D[13] => ~NO_FANOUT~
ADB_DCO => ~NO_FANOUT~
ADB_OE <= <GND>
ADB_OR => LEDG.DATAA
ADB_SPI_CS <= <VCC>
AIC_BCLK <> <UNC>
AIC_DIN <= <GND>
AIC_DOUT => ~NO_FANOUT~
AIC_LRCIN <> <UNC>
AIC_LRCOUT <> <UNC>
AIC_SPI_CS <= <GND>
AIC_XCLK <= <GND>
CLKIN1 => ~NO_FANOUT~
CLKOUT0 <= <GND>
DA[0] <= o_sine_p[0].DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= o_sine_p[1].DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= o_sine_p[2].DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= o_sine_p[3].DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= o_sine_p[4].DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= o_sine_p[5].DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= o_sine_p[6].DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= o_sine_p[7].DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= o_sine_p[8].DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= o_sine_p[9].DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= o_sine_p[10].DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= o_sine_p[11].DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= o_sine_p[12].DB_MAX_OUTPUT_PORT_TYPE
DA[13] <= o_sine_p[13].DB_MAX_OUTPUT_PORT_TYPE
DB[0] <= o_sine_n[0].DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= o_sine_n[1].DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= o_sine_n[2].DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= o_sine_n[3].DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= o_sine_n[4].DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= o_sine_n[5].DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= o_sine_n[6].DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= o_sine_n[7].DB_MAX_OUTPUT_PORT_TYPE
DB[8] <= o_sine_n[8].DB_MAX_OUTPUT_PORT_TYPE
DB[9] <= o_sine_n[9].DB_MAX_OUTPUT_PORT_TYPE
DB[10] <= o_sine_n[10].DB_MAX_OUTPUT_PORT_TYPE
DB[11] <= o_sine_n[11].DB_MAX_OUTPUT_PORT_TYPE
DB[12] <= o_sine_n[12].DB_MAX_OUTPUT_PORT_TYPE
DB[13] <= o_sine_n[13].DB_MAX_OUTPUT_PORT_TYPE
FPGA_CLK_A_N <> FPGA_CLK_A_N
FPGA_CLK_A_P <> FPGA_CLK_A_P
FPGA_CLK_B_N <> FPGA_CLK_B_N
FPGA_CLK_B_P <> FPGA_CLK_B_P
J1_152 <> <UNC>
XT_IN_N => ~NO_FANOUT~
XT_IN_P => ~NO_FANOUT~


|DE2_115_dsp_design_top|pll:pll_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE2_115_dsp_design_top|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115_dsp_design_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[1] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[2] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[3] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[4] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[5] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[6] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[7] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[8] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[9] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[10] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[11] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[12] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[13] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_sink_ready <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_sink_ready
ast_source_valid <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_error
ast_source_error[1] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_error


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_110:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_110:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl.clk
clk => FIR_3MHz_low_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_110:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_110:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_data[13]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_data[13]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_110:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_110:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_110:source.at_source_error[1]


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_b6j1:auto_generated.data[0]
data[1] => scfifo_b6j1:auto_generated.data[1]
data[2] => scfifo_b6j1:auto_generated.data[2]
data[3] => scfifo_b6j1:auto_generated.data[3]
data[4] => scfifo_b6j1:auto_generated.data[4]
data[5] => scfifo_b6j1:auto_generated.data[5]
data[6] => scfifo_b6j1:auto_generated.data[6]
data[7] => scfifo_b6j1:auto_generated.data[7]
data[8] => scfifo_b6j1:auto_generated.data[8]
data[9] => scfifo_b6j1:auto_generated.data[9]
data[10] => scfifo_b6j1:auto_generated.data[10]
data[11] => scfifo_b6j1:auto_generated.data[11]
data[12] => scfifo_b6j1:auto_generated.data[12]
data[13] => scfifo_b6j1:auto_generated.data[13]
data[14] => scfifo_b6j1:auto_generated.data[14]
data[15] => scfifo_b6j1:auto_generated.data[15]
q[0] <= scfifo_b6j1:auto_generated.q[0]
q[1] <= scfifo_b6j1:auto_generated.q[1]
q[2] <= scfifo_b6j1:auto_generated.q[2]
q[3] <= scfifo_b6j1:auto_generated.q[3]
q[4] <= scfifo_b6j1:auto_generated.q[4]
q[5] <= scfifo_b6j1:auto_generated.q[5]
q[6] <= scfifo_b6j1:auto_generated.q[6]
q[7] <= scfifo_b6j1:auto_generated.q[7]
q[8] <= scfifo_b6j1:auto_generated.q[8]
q[9] <= scfifo_b6j1:auto_generated.q[9]
q[10] <= scfifo_b6j1:auto_generated.q[10]
q[11] <= scfifo_b6j1:auto_generated.q[11]
q[12] <= scfifo_b6j1:auto_generated.q[12]
q[13] <= scfifo_b6j1:auto_generated.q[13]
q[14] <= scfifo_b6j1:auto_generated.q[14]
q[15] <= scfifo_b6j1:auto_generated.q[15]
wrreq => scfifo_b6j1:auto_generated.wrreq
rdreq => scfifo_b6j1:auto_generated.rdreq
clock => scfifo_b6j1:auto_generated.clock
aclr => scfifo_b6j1:auto_generated.aclr
sclr => scfifo_b6j1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_b6j1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_b6j1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_b6j1:auto_generated.usedw[0]
usedw[1] <= scfifo_b6j1:auto_generated.usedw[1]
usedw[2] <= scfifo_b6j1:auto_generated.usedw[2]


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated
aclr => a_dpfifo_vf81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_vf81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_vf81:dpfifo.data[0]
data[1] => a_dpfifo_vf81:dpfifo.data[1]
data[2] => a_dpfifo_vf81:dpfifo.data[2]
data[3] => a_dpfifo_vf81:dpfifo.data[3]
data[4] => a_dpfifo_vf81:dpfifo.data[4]
data[5] => a_dpfifo_vf81:dpfifo.data[5]
data[6] => a_dpfifo_vf81:dpfifo.data[6]
data[7] => a_dpfifo_vf81:dpfifo.data[7]
data[8] => a_dpfifo_vf81:dpfifo.data[8]
data[9] => a_dpfifo_vf81:dpfifo.data[9]
data[10] => a_dpfifo_vf81:dpfifo.data[10]
data[11] => a_dpfifo_vf81:dpfifo.data[11]
data[12] => a_dpfifo_vf81:dpfifo.data[12]
data[13] => a_dpfifo_vf81:dpfifo.data[13]
data[14] => a_dpfifo_vf81:dpfifo.data[14]
data[15] => a_dpfifo_vf81:dpfifo.data[15]
empty <= a_dpfifo_vf81:dpfifo.empty
q[0] <= a_dpfifo_vf81:dpfifo.q[0]
q[1] <= a_dpfifo_vf81:dpfifo.q[1]
q[2] <= a_dpfifo_vf81:dpfifo.q[2]
q[3] <= a_dpfifo_vf81:dpfifo.q[3]
q[4] <= a_dpfifo_vf81:dpfifo.q[4]
q[5] <= a_dpfifo_vf81:dpfifo.q[5]
q[6] <= a_dpfifo_vf81:dpfifo.q[6]
q[7] <= a_dpfifo_vf81:dpfifo.q[7]
q[8] <= a_dpfifo_vf81:dpfifo.q[8]
q[9] <= a_dpfifo_vf81:dpfifo.q[9]
q[10] <= a_dpfifo_vf81:dpfifo.q[10]
q[11] <= a_dpfifo_vf81:dpfifo.q[11]
q[12] <= a_dpfifo_vf81:dpfifo.q[12]
q[13] <= a_dpfifo_vf81:dpfifo.q[13]
q[14] <= a_dpfifo_vf81:dpfifo.q[14]
q[15] <= a_dpfifo_vf81:dpfifo.q[15]
rdreq => a_dpfifo_vf81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_vf81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_vf81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_vf81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_vf81:dpfifo.usedw[2]
wrreq => a_dpfifo_vf81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_m8j1:FIFOram.clock0
clock => altsyncram_m8j1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_m8j1:FIFOram.data_a[0]
data[1] => altsyncram_m8j1:FIFOram.data_a[1]
data[2] => altsyncram_m8j1:FIFOram.data_a[2]
data[3] => altsyncram_m8j1:FIFOram.data_a[3]
data[4] => altsyncram_m8j1:FIFOram.data_a[4]
data[5] => altsyncram_m8j1:FIFOram.data_a[5]
data[6] => altsyncram_m8j1:FIFOram.data_a[6]
data[7] => altsyncram_m8j1:FIFOram.data_a[7]
data[8] => altsyncram_m8j1:FIFOram.data_a[8]
data[9] => altsyncram_m8j1:FIFOram.data_a[9]
data[10] => altsyncram_m8j1:FIFOram.data_a[10]
data[11] => altsyncram_m8j1:FIFOram.data_a[11]
data[12] => altsyncram_m8j1:FIFOram.data_a[12]
data[13] => altsyncram_m8j1:FIFOram.data_a[13]
data[14] => altsyncram_m8j1:FIFOram.data_a[14]
data[15] => altsyncram_m8j1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_m8j1:FIFOram.q_b[0]
q[1] <= altsyncram_m8j1:FIFOram.q_b[1]
q[2] <= altsyncram_m8j1:FIFOram.q_b[2]
q[3] <= altsyncram_m8j1:FIFOram.q_b[3]
q[4] <= altsyncram_m8j1:FIFOram.q_b[4]
q[5] <= altsyncram_m8j1:FIFOram.q_b[5]
q[6] <= altsyncram_m8j1:FIFOram.q_b[6]
q[7] <= altsyncram_m8j1:FIFOram.q_b[7]
q[8] <= altsyncram_m8j1:FIFOram.q_b[8]
q[9] <= altsyncram_m8j1:FIFOram.q_b[9]
q[10] <= altsyncram_m8j1:FIFOram.q_b[10]
q[11] <= altsyncram_m8j1:FIFOram.q_b[11]
q[12] <= altsyncram_m8j1:FIFOram.q_b[12]
q[13] <= altsyncram_m8j1:FIFOram.q_b[13]
q[14] <= altsyncram_m8j1:FIFOram.q_b[14]
q[15] <= altsyncram_m8j1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_m8j1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_m8j1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo|altsyncram_m8j1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_110:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b6j1:auto_generated|a_dpfifo_vf81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_source_fir_110:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore
clk => clk.IN214
rst => rst.IN38
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
clk_en => clk_en.IN176
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= rnd_dat:Urnd.data_out
fir_result[1] <= rnd_dat:Urnd.data_out
fir_result[2] <= rnd_dat:Urnd.data_out
fir_result[3] <= rnd_dat:Urnd.data_out
fir_result[4] <= rnd_dat:Urnd.data_out
fir_result[5] <= rnd_dat:Urnd.data_out
fir_result[6] <= rnd_dat:Urnd.data_out
fir_result[7] <= rnd_dat:Urnd.data_out
fir_result[8] <= rnd_dat:Urnd.data_out
fir_result[9] <= rnd_dat:Urnd.data_out
fir_result[10] <= rnd_dat:Urnd.data_out
fir_result[11] <= rnd_dat:Urnd.data_out
fir_result[12] <= rnd_dat:Urnd.data_out
fir_result[13] <= rnd_dat:Urnd.data_out


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc33n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc34n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc35n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc36n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_16_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_17_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_18_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => data_out[1]~reg0.DATAIN
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur0_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur1_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur2_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur3_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut_r_cen:Ur4_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
ain[0] => Add0.IN36
ain[1] => Add0.IN35
ain[2] => Add0.IN34
ain[3] => Add0.IN33
ain[4] => Add0.IN32
ain[5] => Add0.IN31
ain[6] => Add0.IN30
ain[7] => Add0.IN29
ain[8] => Add0.IN28
ain[9] => Add0.IN27
ain[10] => Add0.IN26
ain[11] => Add0.IN25
ain[12] => Add0.IN24
ain[13] => Add0.IN23
ain[14] => Add0.IN22
ain[15] => Add0.IN21
ain[16] => Add0.IN20
ain[17] => Add0.IN19
ain[18] => Add0.IN18
ain[19] => Add0.IN17
ain[20] => Add0.IN16
ain[21] => Add0.IN15
ain[22] => Add0.IN14
ain[23] => Add0.IN13
ain[24] => Add0.IN12
ain[25] => Add0.IN11
ain[26] => Add0.IN10
ain[27] => Add0.IN9
ain[28] => Add0.IN8
ain[29] => Add0.IN7
ain[30] => Add0.IN6
ain[31] => Add0.IN5
ain[32] => Add0.IN4
ain[33] => Add0.IN3
ain[34] => Add0.IN1
ain[34] => Add0.IN2
bin[0] => Add0.IN72
bin[1] => Add0.IN71
bin[2] => Add0.IN70
bin[3] => Add0.IN69
bin[4] => Add0.IN68
bin[5] => Add0.IN67
bin[6] => Add0.IN66
bin[7] => Add0.IN65
bin[8] => Add0.IN64
bin[9] => Add0.IN63
bin[10] => Add0.IN62
bin[11] => Add0.IN61
bin[12] => Add0.IN60
bin[13] => Add0.IN59
bin[14] => Add0.IN58
bin[15] => Add0.IN57
bin[16] => Add0.IN56
bin[17] => Add0.IN55
bin[18] => Add0.IN54
bin[19] => Add0.IN53
bin[20] => Add0.IN52
bin[21] => Add0.IN51
bin[22] => Add0.IN50
bin[23] => Add0.IN49
bin[24] => Add0.IN48
bin[25] => Add0.IN47
bin[26] => Add0.IN46
bin[27] => Add0.IN45
bin[28] => Add0.IN44
bin[29] => Add0.IN43
bin[30] => Add0.IN42
bin[31] => Add0.IN41
bin[32] => Add0.IN40
bin[33] => Add0.IN39
bin[34] => Add0.IN37
bin[34] => Add0.IN38
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
ain[0] => Add0.IN36
ain[1] => Add0.IN35
ain[2] => Add0.IN34
ain[3] => Add0.IN33
ain[4] => Add0.IN32
ain[5] => Add0.IN31
ain[6] => Add0.IN30
ain[7] => Add0.IN29
ain[8] => Add0.IN28
ain[9] => Add0.IN27
ain[10] => Add0.IN26
ain[11] => Add0.IN25
ain[12] => Add0.IN24
ain[13] => Add0.IN23
ain[14] => Add0.IN22
ain[15] => Add0.IN21
ain[16] => Add0.IN20
ain[17] => Add0.IN19
ain[18] => Add0.IN18
ain[19] => Add0.IN17
ain[20] => Add0.IN16
ain[21] => Add0.IN15
ain[22] => Add0.IN14
ain[23] => Add0.IN13
ain[24] => Add0.IN12
ain[25] => Add0.IN11
ain[26] => Add0.IN10
ain[27] => Add0.IN9
ain[28] => Add0.IN8
ain[29] => Add0.IN7
ain[30] => Add0.IN6
ain[31] => Add0.IN5
ain[32] => Add0.IN4
ain[33] => Add0.IN3
ain[34] => Add0.IN1
ain[34] => Add0.IN2
bin[0] => Add0.IN72
bin[1] => Add0.IN71
bin[2] => Add0.IN70
bin[3] => Add0.IN69
bin[4] => Add0.IN68
bin[5] => Add0.IN67
bin[6] => Add0.IN66
bin[7] => Add0.IN65
bin[8] => Add0.IN64
bin[9] => Add0.IN63
bin[10] => Add0.IN62
bin[11] => Add0.IN61
bin[12] => Add0.IN60
bin[13] => Add0.IN59
bin[14] => Add0.IN58
bin[15] => Add0.IN57
bin[16] => Add0.IN56
bin[17] => Add0.IN55
bin[18] => Add0.IN54
bin[19] => Add0.IN53
bin[20] => Add0.IN52
bin[21] => Add0.IN51
bin[22] => Add0.IN50
bin[23] => Add0.IN49
bin[24] => Add0.IN48
bin[25] => Add0.IN47
bin[26] => Add0.IN46
bin[27] => Add0.IN45
bin[28] => Add0.IN44
bin[29] => Add0.IN43
bin[30] => Add0.IN42
bin[31] => Add0.IN41
bin[32] => Add0.IN40
bin[33] => Add0.IN39
bin[34] => Add0.IN37
bin[34] => Add0.IN38
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
ain[0] => Add0.IN37
ain[1] => Add0.IN36
ain[2] => Add0.IN35
ain[3] => Add0.IN34
ain[4] => Add0.IN33
ain[5] => Add0.IN32
ain[6] => Add0.IN31
ain[7] => Add0.IN30
ain[8] => Add0.IN29
ain[9] => Add0.IN28
ain[10] => Add0.IN27
ain[11] => Add0.IN26
ain[12] => Add0.IN25
ain[13] => Add0.IN24
ain[14] => Add0.IN23
ain[15] => Add0.IN22
ain[16] => Add0.IN21
ain[17] => Add0.IN20
ain[18] => Add0.IN19
ain[19] => Add0.IN18
ain[20] => Add0.IN17
ain[21] => Add0.IN16
ain[22] => Add0.IN15
ain[23] => Add0.IN14
ain[24] => Add0.IN13
ain[25] => Add0.IN12
ain[26] => Add0.IN11
ain[27] => Add0.IN10
ain[28] => Add0.IN9
ain[29] => Add0.IN8
ain[30] => Add0.IN7
ain[31] => Add0.IN6
ain[32] => Add0.IN5
ain[33] => Add0.IN4
ain[34] => Add0.IN3
ain[35] => Add0.IN1
ain[35] => Add0.IN2
bin[0] => Add0.IN74
bin[1] => Add0.IN73
bin[2] => Add0.IN72
bin[3] => Add0.IN71
bin[4] => Add0.IN70
bin[5] => Add0.IN69
bin[6] => Add0.IN68
bin[7] => Add0.IN67
bin[8] => Add0.IN66
bin[9] => Add0.IN65
bin[10] => Add0.IN64
bin[11] => Add0.IN63
bin[12] => Add0.IN62
bin[13] => Add0.IN61
bin[14] => Add0.IN60
bin[15] => Add0.IN59
bin[16] => Add0.IN58
bin[17] => Add0.IN57
bin[18] => Add0.IN56
bin[19] => Add0.IN55
bin[20] => Add0.IN54
bin[21] => Add0.IN53
bin[22] => Add0.IN52
bin[23] => Add0.IN51
bin[24] => Add0.IN50
bin[25] => Add0.IN49
bin[26] => Add0.IN48
bin[27] => Add0.IN47
bin[28] => Add0.IN46
bin[29] => Add0.IN45
bin[30] => Add0.IN44
bin[31] => Add0.IN43
bin[32] => Add0.IN42
bin[33] => Add0.IN41
bin[34] => Add0.IN40
bin[35] => Add0.IN38
bin[35] => Add0.IN39
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rnd_dat:Urnd
data_in[0] => Add0.IN47
data_in[1] => Add0.IN46
data_in[2] => Add0.IN45
data_in[3] => Add0.IN44
data_in[4] => Add0.IN43
data_in[5] => Add0.IN42
data_in[6] => Add0.IN41
data_in[7] => Add0.IN40
data_in[8] => Add0.IN39
data_in[9] => Add0.IN38
data_in[10] => Add0.IN37
data_in[11] => Add0.IN36
data_in[12] => Add0.IN35
data_in[13] => Add0.IN34
data_in[14] => Add0.IN33
data_in[15] => Add0.IN32
data_in[16] => Add0.IN31
data_in[17] => Add0.IN30
data_in[18] => Add0.IN29
data_in[19] => Add0.IN28
data_in[20] => Add0.IN27
data_in[21] => Add0.IN26
data_in[22] => Add0.IN25
data_in[23] => Add0.IN24
data_in[24] => Add0.IN23
data_in[25] => Add0.IN22
data_in[26] => Add0.IN21
data_in[27] => Add0.IN20
data_in[28] => Add0.IN19
data_in[29] => Add0.IN18
data_in[30] => Add0.IN16
data_in[30] => Add0.IN17
data_in[30] => Add0.IN48
data_in[30] => rnd_val[16].DATAIN
data_in[30] => Add0.IN49
data_in[30] => rnd_val[15].DATAIN
data_in[30] => Add0.IN50
data_in[30] => rnd_val[14].DATAIN
data_in[30] => Add0.IN51
data_in[30] => rnd_val[13].DATAIN
data_in[30] => Add0.IN52
data_in[30] => rnd_val[12].DATAIN
data_in[30] => Add0.IN53
data_in[30] => rnd_val[11].DATAIN
data_in[30] => Add0.IN54
data_in[30] => rnd_val[10].DATAIN
data_in[30] => Add0.IN55
data_in[30] => rnd_val[9].DATAIN
data_in[30] => Add0.IN56
data_in[30] => rnd_val[8].DATAIN
data_in[30] => Add0.IN57
data_in[30] => rnd_val[7].DATAIN
data_in[30] => Add0.IN58
data_in[30] => rnd_val[6].DATAIN
data_in[30] => Add0.IN59
data_in[30] => rnd_val[5].DATAIN
data_in[30] => Add0.IN60
data_in[30] => rnd_val[4].DATAIN
data_in[30] => Add0.IN61
data_in[30] => rnd_val[3].DATAIN
data_in[30] => Add0.IN62
data_in[30] => rnd_val[2].DATAIN
data_in[30] => Add0.IN63
data_in[30] => rnd_val[1].DATAIN
data_in[30] => Add0.IN64
data_in[30] => rnd_val[0].DATAIN
data_out[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rnd_val[0] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[1] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[2] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[3] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[4] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[5] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[6] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[7] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[8] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[9] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[10] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[11] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[12] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[13] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[14] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[15] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[16] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|par_ctrl:Uctrl
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
rst => done.OUTPUTSELECT
clk => done~reg0.CLK
clk => rdy_int~reg0.CLK
clk => done_early.CLK
clk => rdy_to_ld~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk_en => always0.IN1
clk_en => always1.IN1
clk_en => done_early.OUTPUTSELECT
clk_en => rdy_int.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|fir_out:fir_out_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE2_115_dsp_design_top|fir_out:fir_out_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|DE2_115_dsp_design_top|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|DE2_115_dsp_design_top|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|DE2_115_dsp_design_top|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE2_115_dsp_design_top|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_dsp_design_top|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


