<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_sdlx_ul_axc_map_lutx Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_sdlx_ul_axc_map_lutx Union Reference</h1><!-- doxytag: class="cvmx_sdlx_ul_axc_map_lutx" -->
<p>cvmx_sdl::_ul_axc_map_lut#  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-sdlx-defs_8h_source.html">cvmx-sdlx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a4ebc0e497987d3f65c740d39d0ee748c">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx::cvmx_sdlx_ul_axc_map_lutx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a263d9759de41c4424c73f15a89fdda65">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a922cfedcf1be13ae89779f8de55706f4">cnf75xx</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>cvmx_sdl::_ul_axc_map_lut# </p>
<p>These registers program the AxC mapping for the upload channels of SDL.</p>
<p>Each SDL basic frame (or chip) contains 64 time slots, and each of these 16 regsiters controls which AxC is mapped to each time slot.</p>
<p>_ SDL(0..2)_UL_AXC_LUT(0) controls time slots [TS3, TS2, TS1, TS0] with fields 3-0 respectively.</p>
<p>_ SDL(0..2)_UL_AXC_LUT(1) controls time slots [TS7, TS6, TS5, TS4] with fields 3-0 respectively,</p>
<p>_ etc.</p>
<p>Note that each AxC must be mapped to either 2, 4, or 8 time slots, depending on whether the bandwidth is 5 MHz, 10 MHz, or 20 MHz, respectively.</p>
<p>Consecutive time samples for a given antenna should be assigned to strided time slots as follows: 5 MHz: TS x and TS x+32. 10 MHz: TS x, TS x+16, TS x+32, and TS x+48. 20 MHz: TS x, TS x+8, TS x+16, TS x+24, TS x+32, TS x+40, TS x+48, and TS x+56. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a922cfedcf1be13ae89779f8de55706f4"></a><!-- doxytag: member="cvmx_sdlx_ul_axc_map_lutx::cnf75xx" ref="a922cfedcf1be13ae89779f8de55706f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx_s</a> <a class="el" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a922cfedcf1be13ae89779f8de55706f4">cvmx_sdlx_ul_axc_map_lutx::cnf75xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a263d9759de41c4424c73f15a89fdda65"></a><!-- doxytag: member="cvmx_sdlx_ul_axc_map_lutx::s" ref="a263d9759de41c4424c73f15a89fdda65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx::cvmx_sdlx_ul_axc_map_lutx_s</a>  <a class="el" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a263d9759de41c4424c73f15a89fdda65">cvmx_sdlx_ul_axc_map_lutx::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ebc0e497987d3f65c740d39d0ee748c"></a><!-- doxytag: member="cvmx_sdlx_ul_axc_map_lutx::u64" ref="a4ebc0e497987d3f65c740d39d0ee748c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a4ebc0e497987d3f65c740d39d0ee748c">cvmx_sdlx_ul_axc_map_lutx::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-sdlx-defs_8h_source.html">cvmx-sdlx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
