{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676005861182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676005861182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 10:41:01 2023 " "Processing started: Fri Feb 10 10:41:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676005861182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1676005861182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VM -c VM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VM -c VM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1676005861182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1676005861439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1676005861439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "votingmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file votingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 votingMachine " "Found entity 1: votingMachine" {  } { { "votingMachine.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/votingMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676005871312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676005871312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "votelogger.v 1 1 " "Found 1 design units, including 1 entities, in source file votelogger.v" { { "Info" "ISGN_ENTITY_NAME" "1 voteLogger " "Found entity 1: voteLogger" {  } { { "voteLogger.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/voteLogger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676005871312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676005871312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file modecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 modeControl " "Found entity 1: modeControl" {  } { { "modeControl.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/modeControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676005871322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676005871322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file buttoncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonControl " "Found entity 1: buttonControl" {  } { { "buttonControl.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/buttonControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676005871322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676005871322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "votingMachine " "Elaborating entity \"votingMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1676005871362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonControl buttonControl:bc1 " "Elaborating entity \"buttonControl\" for hierarchy \"buttonControl:bc1\"" {  } { { "votingMachine.v" "bc1" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/votingMachine.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676005871412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 buttonControl.v(19) " "Verilog HDL assignment warning at buttonControl.v(19): truncated value with size 32 to match size of target (31)" {  } { { "buttonControl.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/buttonControl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871412 "|votingMachine|buttonControl:bc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voteLogger voteLogger:VL " "Elaborating entity \"voteLogger\" for hierarchy \"voteLogger:VL\"" {  } { { "votingMachine.v" "VL" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/votingMachine.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676005871432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voteLogger.v(27) " "Verilog HDL assignment warning at voteLogger.v(27): truncated value with size 32 to match size of target (8)" {  } { { "voteLogger.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/voteLogger.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871432 "|votingMachine|voteLogger:VL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voteLogger.v(29) " "Verilog HDL assignment warning at voteLogger.v(29): truncated value with size 32 to match size of target (8)" {  } { { "voteLogger.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/voteLogger.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871432 "|votingMachine|voteLogger:VL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voteLogger.v(31) " "Verilog HDL assignment warning at voteLogger.v(31): truncated value with size 32 to match size of target (8)" {  } { { "voteLogger.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/voteLogger.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871432 "|votingMachine|voteLogger:VL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voteLogger.v(33) " "Verilog HDL assignment warning at voteLogger.v(33): truncated value with size 32 to match size of target (8)" {  } { { "voteLogger.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/voteLogger.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871432 "|votingMachine|voteLogger:VL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modeControl modeControl:MC " "Elaborating entity \"modeControl\" for hierarchy \"modeControl:MC\"" {  } { { "votingMachine.v" "MC" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/votingMachine.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676005871452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 modeControl.v(24) " "Verilog HDL assignment warning at modeControl.v(24): truncated value with size 32 to match size of target (31)" {  } { { "modeControl.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/modeControl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871452 "|votingMachine|modeControl:MC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 modeControl.v(26) " "Verilog HDL assignment warning at modeControl.v(26): truncated value with size 32 to match size of target (31)" {  } { { "modeControl.v" "" { Text "C:/Users/Muditha/Desktop/verilog projects/voting machine/modeControl.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676005871452 "|votingMachine|modeControl:MC"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676005871582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 10:41:11 2023 " "Processing ended: Fri Feb 10 10:41:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676005871582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676005871582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676005871582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1676005871582 ""}
