# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do vga_test_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Grd/Desktop/vga_hdmi/cyclonevga {C:/Users/Grd/Desktop/vga_hdmi/cyclonevga/vga_sync.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_sync
# 
# Top level modules:
# 	vga_sync
# vlog -vlog01compat -work work +incdir+C:/Users/Grd/Desktop/vga_hdmi/cyclonevga {C:/Users/Grd/Desktop/vga_hdmi/cyclonevga/pixel_gen.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pixel_gen
# 
# Top level modules:
# 	pixel_gen
# vlog -vlog01compat -work work +incdir+C:/Users/Grd/Desktop/vga_hdmi/cyclonevga {C:/Users/Grd/Desktop/vga_hdmi/cyclonevga/vga_driver.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_driver
# 
# Top level modules:
# 	vga_driver
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Grd/Desktop/vga_hdmi/cyclonevga {C:/Users/Grd/Desktop/vga_hdmi/cyclonevga/vga_sync_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_sync_tb
# 
# Top level modules:
# 	vga_sync_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  vga_sync_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps vga_sync_tb 
# Loading work.vga_sync_tb
# Loading work.vga_driver
# Loading work.vga_sync
# Loading work.pixel_gen
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
#            100000025<<Finishing Simulation>>
# Break in Module vga_sync_tb at C:/Users/Grd/Desktop/vga_hdmi/cyclonevga/vga_sync_tb.v line 28
# Simulation Breakpoint: Break in Module vga_sync_tb at C:/Users/Grd/Desktop/vga_hdmi/cyclonevga/vga_sync_tb.v line 28
# MACRO ./vga_test_run_msim_rtl_verilog.do PAUSED at line 19
