<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_631" tag="SCHEDULE" content="Option &apos;relax_ii_for_timing&apos; is enabled, will increase II to preserve clock frequency constraints."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;FpgaRLCSolver/RLC_CircuitCore.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 427.211 ; gain = 0.305 ; free physical = 42069 ; free virtual = 55073"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 427.211 ; gain = 0.305 ; free physical = 42069 ; free virtual = 55072"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;&apos; into &apos;RLC_Circuit_solverCore&apos; (FpgaRLCSolver/RLC_CircuitCore.cpp:14)."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_1&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_2&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_3&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_4&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_5&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_6&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_7&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_8&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_9&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_10&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, (ap_q_mode)0, (ap_o_mode)3, 0&gt; &gt;_11&apos; into &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 427.465 ; gain = 0.559 ; free physical = 42055 ; free virtual = 55061"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 555.113 ; gain = 128.207 ; free physical = 42049 ; free virtual = 55055"/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;x.V&apos; automatically."/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;x_out.V&apos; (FpgaRLCSolver/RLC_CircuitCore.cpp:5) in dimension 1 completely."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 556.391 ; gain = 129.484 ; free physical = 42018 ; free virtual = 55025"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 556.391 ; gain = 129.484 ; free physical = 42007 ; free virtual = 55013"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;RLC_Circuit_solverCore&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;RLC_Circuit_solverCore&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 13.7 seconds; current allocated memory: 82.444 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.03 seconds; current allocated memory: 82.690 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;RLC_Circuit_solverCore&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;RLC_Circuit_solverCore/x_out_0_V&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;RLC_Circuit_solverCore/x_out_1_V&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;RLC_Circuit_solverCore/l_current_ind_V&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;RLC_Circuit_solverCore&apos; to &apos;ap_ctrl_hs&apos;."/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_V_1&apos; is power-on initialization."/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_V_2&apos; is power-on initialization."/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;current_eq_ind_V&apos; is power-on initialization."/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;current_eq_cap_V&apos; is power-on initialization."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;RLC_Circuit_solverCore&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.07 seconds; current allocated memory: 83.190 MB."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 556.391 ; gain = 129.484 ; free physical = 41990 ; free virtual = 54998"/>
	<Message severity="INFO" prefix="[SYSC 207-301]" key="SYSC_301_1065" tag="" content="Generating SystemC RTL for RLC_Circuit_solverCore."/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for RLC_Circuit_solverCore."/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for RLC_Circuit_solverCore."/>
	<Message severity="INFO" prefix="[HLS 200-112]" key="HLS_112_964" tag="" content="Total elapsed time: 14.33 seconds; peak allocated memory: 83.190 MB."/>
</Messages>
