
---------- Begin Simulation Statistics ----------
final_tick                                  325620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2803                       # Simulator instruction rate (inst/s)
host_mem_usage                                5258312                       # Number of bytes of host memory used
host_op_rate                                     2808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.19                       # Real time elapsed on the host
host_tick_rate                                 647468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      244405                       # Number of instructions simulated
sim_ops                                        244789                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    56452500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.790024                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1909                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2486                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               176                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2152                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               31                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2635                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     103                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       13889                       # Number of instructions committed
system.cpu.committedOps                         14184                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.842249                       # CPI: cycles per instruction
system.cpu.discardedOps                           555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               9026                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions               897                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             3946                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           23070                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260264                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                            53365                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9711     68.46%     68.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.04%     68.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                    505      3.56%     72.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3963     27.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14184                       # Class of committed instruction
system.cpu.quiesceCycles                        36959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           30295                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 771                       # Transaction distribution
system.membus.trans_dist::ReadResp                935                       # Transaction distribution
system.membus.trans_dist::WriteReq               1046                       # Transaction distribution
system.membus.trans_dist::WriteResp              1046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean              472                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1792                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1792                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         4155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         9536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         9536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           55                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  156175                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5583                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002328                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.048203                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5570     99.77%     99.77% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5583                       # Request fanout histogram
system.membus.reqLayer6.occupancy            12803249                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              22.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               48500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              299390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             154660                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy            5469920                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             752250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.3                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1555                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1555                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           38                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           55                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114743                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           11739500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy      9239221                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      7699000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0    870678889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma   1160905186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total   2031584075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0   1160905186                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma    870678889                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total   2031584075                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0   2031584075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma   2031584075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total   4063168150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2633                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2633    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2633                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      6991000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         9536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         9536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         9536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          149                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          162                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    168920774                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     14738054                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      183658828                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    168920774                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    168920774                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    168920774                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     14738054                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     183658828                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.grayscale0_dma    870678889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11336965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             882015854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      538505823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma   1160905186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1699411009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      538505823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma   2031584075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11336965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2581426863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000068726250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           21                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           21                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         778                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                       778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24372680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                44060180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32496.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58746.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      693                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    854.476190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   712.809423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.435640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           11      6.55%      6.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6      3.57%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      2.98%     13.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.98%     16.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.76%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.79%     22.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.38%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.79%     26.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          123     73.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           21                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.892383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             20     95.24%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-751            1      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            21                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           21                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      72.095238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.029974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    207.882396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            16     76.19%     76.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             4     19.05%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::976-991            1      4.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            21                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1716.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    882.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1699.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      54442750                       # Total gap between requests
system.mem_ctrls.avgGap                      23909.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 838935388.158186078072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11336964.704840352759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 572516717.594437837601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 1143899738.718391418457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43503250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       556930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1357291875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    260144375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56644.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55693.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2857456.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    254047.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     25676750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     28443875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     7700208.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1952963.942693                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5525375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9304000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       302519375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     23100625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6351                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6351                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6351                       # number of overall hits
system.cpu.icache.overall_hits::total            6351                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          150                       # number of overall misses
system.cpu.icache.overall_misses::total           150                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6478125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6478125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6478125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6478125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6501                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6501                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6501                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6501                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43187.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43187.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43187.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43187.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          150                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          150                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6243125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6243125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6243125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6243125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41620.833333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41620.833333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41620.833333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41620.833333                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6351                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6351                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           150                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6478125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6478125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43187.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43187.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6243125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6243125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41620.833333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41620.833333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           165.674905                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.266667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   165.674905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.323584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.323584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13152                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          922                       # number of overall hits
system.cpu.dcache.overall_hits::total             922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            29                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1909375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1909375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1909375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1909375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65840.517241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65840.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65840.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65840.517241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1459250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1459250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2600                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2600                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48035.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48035.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       651750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       651750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46553.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46553.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1236875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1236875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82458.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82458.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       807500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       807500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89722.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89722.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     18866000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     18866000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10527.901786                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10527.901786                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            9                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            9                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         1783                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         1783                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     17949624                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     17949624                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10067.091419                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10067.091419                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           286.496998                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.831579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   286.496998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.559564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             18163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            18163                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    325620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  325685625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2800                       # Simulator instruction rate (inst/s)
host_mem_usage                                5258312                       # Number of bytes of host memory used
host_op_rate                                     2805                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.28                       # Real time elapsed on the host
host_tick_rate                                 647551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      244414                       # Number of instructions simulated
sim_ops                                        244804                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    56518125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.360000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1909                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2500                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               178                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2152                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               31                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2651                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     105                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       13898                       # Number of instructions committed
system.cpu.committedOps                         14199                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.847316                       # CPI: cycles per instruction
system.cpu.discardedOps                           562                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               9053                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions               897                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             3946                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           23139                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.259921                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                            53470                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9719     68.45%     68.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.04%     68.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                    511      3.60%     72.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3963     27.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14199                       # Class of committed instruction
system.cpu.quiesceCycles                        36959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           30331                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 771                       # Transaction distribution
system.membus.trans_dist::ReadResp                936                       # Transaction distribution
system.membus.trans_dist::WriteReq               1046                       # Transaction distribution
system.membus.trans_dist::WriteResp              1046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean              472                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1792                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1792                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         4155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         9600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         9600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           55                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  156239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5584                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002328                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.048198                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5571     99.77%     99.77% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5584                       # Request fanout histogram
system.membus.reqLayer6.occupancy            12803249                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              22.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               48500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              302515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             154660                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy            5469920                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             757250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.3                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1555                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1555                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           38                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           55                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114743                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           11739500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy      9239221                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      7699000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0    869667916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma   1159557222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total   2029225138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0   1159557222                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma    869667916                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total   2029225138                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0   2029225138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma   2029225138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total   4058450276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2633                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2633    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2633                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      6991000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         9600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         9600                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         9600                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          150                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          163                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    169857015                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     14720941                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      184577956                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    169857015                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    169857015                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    169857015                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     14720941                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     184577956                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.grayscale0_dma    869667916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11323801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             880991717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      537880547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma   1159557222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1697437769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      537880547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma   2029225138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11323801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2578429486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000068726250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           21                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           21                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         778                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                       778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24372680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                44060180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32496.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58746.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      693                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    854.476190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   712.809423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.435640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           11      6.55%      6.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6      3.57%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      2.98%     13.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.98%     16.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.76%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.79%     22.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.38%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.79%     26.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          123     73.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           21                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.892383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             20     95.24%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-751            1      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            21                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           21                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      72.095238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.029974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    207.882396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            16     76.19%     76.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             4     19.05%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::976-991            1      4.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            21                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1714.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    880.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1697.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      54442750                       # Total gap between requests
system.mem_ctrls.avgGap                      23909.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 837961273.485275745392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11323800.993044266477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 571851950.148735523224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 1142571520.198166608810                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43503250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       556930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1357291875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    260144375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56644.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55693.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2857456.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    254047.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     25676750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     28509500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     7700208.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1952963.942693                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5525375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9304000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       302585000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     23100625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6360                       # number of overall hits
system.cpu.icache.overall_hits::total            6360                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          151                       # number of overall misses
system.cpu.icache.overall_misses::total           151                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6521250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6521250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6521250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6521250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023192                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43187.086093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43187.086093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43187.086093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43187.086093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          151                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          151                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6284875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6284875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6284875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6284875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41621.688742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41621.688742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41621.688742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41621.688742                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6360                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           151                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6521250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6521250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43187.086093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43187.086093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6284875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6284875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41621.688742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41621.688742                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           165.736822                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               56117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            224.468000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   165.736822                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.323705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.323705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13173                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          928                       # number of overall hits
system.cpu.dcache.overall_hits::total             928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            29                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1909375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1909375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1909375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1909375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          957                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65840.517241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65840.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65840.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65840.517241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1459250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1459250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024033                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63445.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2600                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2600                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48035.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48035.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       651750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       651750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46553.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46553.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1236875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1236875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82458.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82458.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       807500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       807500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89722.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89722.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     18866000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     18866000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10527.901786                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10527.901786                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            9                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            9                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         1783                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         1783                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     17949624                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     17949624                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10067.091419                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10067.091419                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           286.234005                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               85360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.551402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   286.234005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.559051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             18187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            18187                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    325685625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
