Info: Starting: Create simulation model
Info: qsys-generate /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation --family="Stratix V" --part=5SGSMD5K1F40C1
Progress: Loading jtag_uart/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jtag_uart: Generating jtag_uart "jtag_uart" for SIM_VERILOG
Info: jtag_uart_0: Starting RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /data/intelFPGA/23.1/quartus/linux64/perl/bin/perl -I /data/intelFPGA/23.1/quartus/linux64/perl/lib -I /data/intelFPGA/23.1/quartus/sopc_builder/bin/europa -I /data/intelFPGA/23.1/quartus/sopc_builder/bin -I /data/intelFPGA/23.1/quartus/../ip/altera/sopc_builder_ip/common -I /data/intelFPGA/23.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /data/intelFPGA/23.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart_0 --dir=/tmp/alt0098_7492287353274400408.dir/0002_jtag_uart_0_gen/ --quartus_dir=/data/intelFPGA/23.1/quartus --verilog --config=/tmp/alt0098_7492287353274400408.dir/0002_jtag_uart_0_gen//jtag_uart_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0098_7492287353274400408.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/jtag_uart.spd --output-directory=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/jtag_uart.spd --output-directory=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCS simulator in /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart.qsys --block-symbol-file --output-directory=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart --family="Stratix V" --part=5SGSMD5K1F40C1
Progress: Loading jtag_uart/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart.qsys --synthesis=VERILOG --output-directory=/home/julien/work/storey_peak/jtag_uart_example_23/quartus_max10_deca/intel_models/jtag_uart/jtag_uart/synthesis --family="Stratix V" --part=5SGSMD5K1F40C1
Progress: Loading jtag_uart/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /data/intelFPGA/23.1/quartus/linux64/perl/bin/perl -I /data/intelFPGA/23.1/quartus/linux64/perl/lib -I /data/intelFPGA/23.1/quartus/sopc_builder/bin/europa -I /data/intelFPGA/23.1/quartus/sopc_builder/bin -I /data/intelFPGA/23.1/quartus/../ip/altera/sopc_builder_ip/common -I /data/intelFPGA/23.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /data/intelFPGA/23.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart_0 --dir=/tmp/alt0098_7492287353274400408.dir/0004_jtag_uart_0_gen/ --quartus_dir=/data/intelFPGA/23.1/quartus --verilog --config=/tmp/alt0098_7492287353274400408.dir/0004_jtag_uart_0_gen//jtag_uart_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
