# started on Wed Jan 15 05:48:21 2025

974.42	msec	task-clock:u	974417732	100.00	0.999	CPUs utilized
0		context-switches:u	974417732	100.00	0.000	/sec
0		cpu-migrations:u	974417732	100.00	0.000	/sec
33		page-faults:u	974417732	100.00	33.866	/sec
2332666951		cycles:u	478009125	49.00	2.394	GHz
6657330941		instructions:u	481938741	49.00	2.85	insn per cycle
2181522594		branches:u	485934498	49.00	2.239	G/sec
3908		branch-misses:u	489932056	50.00	0.00	of all branches
71950		L1-dcache-loads:u	493801739	50.00	73.839	K/sec
3311		L1-dcache-load-misses:u	497836955	51.00	4.60	of all L1-dcache accesses
7737		LLC-loads:u	498707664	51.00	7.940	K/sec
727		LLC-load-misses:u	424497567	43.00	9.40	of all LL-cache accesses
2219391438		L1-icache-loads:u	420489696	43.00	2.278	G/sec
2012		L1-icache-load-misses:u	416485548	42.00	0.00	of all L1-icache accesses
6994		dTLB-loads:u	412616271	42.00	7.178	K/sec
107		dTLB-load-misses:u	408693345	41.00	1.53	of all dTLB cache accesses
2183443127		iTLB-loads:u	407793854	41.00	2.241	G/sec
162		iTLB-load-misses:u	407778458	41.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
