-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Mon Dec  3 17:55:20 2018
-- Host        : L3712-12 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_filter_0_0_sim_netlist.vhdl
-- Design      : design_1_sobel_filter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi is
  port (
    \i_reg_344_reg[1]\ : out STD_LOGIC;
    \i_reg_344_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \tmp_7_reg_1188_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_pix : out STD_LOGIC_VECTOR ( 29 downto 0 );
    inter_pix : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    \i_reg_344_reg[1]_0\ : in STD_LOGIC;
    i_1_reg_1135 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rows_assign_reg_366_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_3_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_3_[0]\ : signal is "yes";
  signal \FSM_onehot_wstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_3_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_3_[0]\ : signal is "yes";
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_idle_i_1_n_3 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_3_n_3 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_2_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal int_inter_pix0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_inter_pix[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_inter_pix[31]_i_3_n_3\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal int_out_pix0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_out_pix[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_out_pix_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_out_pix_reg_n_3_[1]\ : STD_LOGIC;
  signal \^inter_pix\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \^out_pix\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \rdata[0]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^s_axi_axilites_bvalid\ : signal is "yes";
  signal \^tmp_7_reg_1188_reg[0]\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_reg_344[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_reg_344[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_inter_pix[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_inter_pix[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_inter_pix[11]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_inter_pix[12]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_inter_pix[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_inter_pix[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_inter_pix[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_inter_pix[16]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_inter_pix[17]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_inter_pix[18]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_inter_pix[19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_inter_pix[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_inter_pix[20]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_inter_pix[21]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_inter_pix[22]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_inter_pix[23]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_inter_pix[24]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_inter_pix[25]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_inter_pix[26]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_inter_pix[27]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_inter_pix[28]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_inter_pix[29]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_inter_pix[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_inter_pix[30]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_inter_pix[31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_inter_pix[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_inter_pix[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_inter_pix[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_inter_pix[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_inter_pix[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_inter_pix[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_inter_pix[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_out_pix[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_out_pix[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_out_pix[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_out_pix[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_out_pix[13]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_out_pix[14]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_out_pix[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_out_pix[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_out_pix[17]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_out_pix[18]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_out_pix[19]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_out_pix[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_out_pix[20]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_out_pix[21]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_out_pix[22]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_out_pix[23]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_out_pix[24]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_out_pix[25]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_out_pix[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_out_pix[27]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_out_pix[28]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_out_pix[29]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_out_pix[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_out_pix[30]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_out_pix[31]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_out_pix[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_out_pix[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_out_pix[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_out_pix[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_out_pix[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_out_pix[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_out_pix[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_27_cast_reg_1126[31]_i_1\ : label is "soft_lutpair7";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  inter_pix(31 downto 0) <= \^inter_pix\(31 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  out_pix(29 downto 0) <= \^out_pix\(29 downto 0);
  s_axi_AXILiteS_BVALID(2 downto 0) <= \^s_axi_axilites_bvalid\(2 downto 0);
  \tmp_7_reg_1188_reg[0]\ <= \^tmp_7_reg_1188_reg[0]\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^out\(1),
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_rstate_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^s_axi_axilites_bvalid\(2),
      I4 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[1]_i_1_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(1),
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\(2),
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_3\,
      Q => \^s_axi_axilites_bvalid\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^s_axi_axilites_bvalid\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_axilites_bvalid\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => Q(2),
      I2 => ap_start,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_start,
      I2 => Q(0),
      O => D(1)
    );
\i_reg_344[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0AAA"
    )
        port map (
      I0 => p_shl_cast_fu_430_p1(0),
      I1 => i_1_reg_1135(0),
      I2 => Q(0),
      I3 => ap_start,
      I4 => Q(1),
      O => \i_reg_344_reg[0]\
    );
\i_reg_344[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0AAA"
    )
        port map (
      I0 => \i_reg_344_reg[1]_0\,
      I1 => i_1_reg_1135(1),
      I2 => Q(0),
      I3 => ap_start,
      I4 => Q(1),
      O => \i_reg_344_reg[1]\
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => int_ap_done_i_2_n_3,
      I2 => ar_hs,
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => int_ap_idle_i_1_n_3
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_idle_i_1_n_3,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[0]\,
      O => ap_done
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => int_ap_ready_i_3_n_3,
      I1 => \rows_assign_reg_366_reg[10]\(2),
      I2 => \rows_assign_reg_366_reg[10]\(1),
      I3 => \rows_assign_reg_366_reg[10]\(0),
      I4 => \rows_assign_reg_366_reg[10]\(10),
      I5 => \^tmp_7_reg_1188_reg[0]\,
      O => \^ap_cs_fsm_reg[0]\
    );
int_ap_ready_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \rows_assign_reg_366_reg[10]\(5),
      I1 => \rows_assign_reg_366_reg[10]\(4),
      I2 => \rows_assign_reg_366_reg[10]\(3),
      O => int_ap_ready_i_3_n_3
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_3\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => ap_start,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_3_[3]\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_gie_i_2_n_3,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_3_[3]\,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => int_gie_i_2_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_inter_pix[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(0),
      O => int_inter_pix0(0)
    );
\int_inter_pix[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(10),
      O => int_inter_pix0(10)
    );
\int_inter_pix[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(11),
      O => int_inter_pix0(11)
    );
\int_inter_pix[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(12),
      O => int_inter_pix0(12)
    );
\int_inter_pix[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(13),
      O => int_inter_pix0(13)
    );
\int_inter_pix[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(14),
      O => int_inter_pix0(14)
    );
\int_inter_pix[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(15),
      O => int_inter_pix0(15)
    );
\int_inter_pix[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(16),
      O => int_inter_pix0(16)
    );
\int_inter_pix[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(17),
      O => int_inter_pix0(17)
    );
\int_inter_pix[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(18),
      O => int_inter_pix0(18)
    );
\int_inter_pix[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(19),
      O => int_inter_pix0(19)
    );
\int_inter_pix[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(1),
      O => int_inter_pix0(1)
    );
\int_inter_pix[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(20),
      O => int_inter_pix0(20)
    );
\int_inter_pix[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(21),
      O => int_inter_pix0(21)
    );
\int_inter_pix[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(22),
      O => int_inter_pix0(22)
    );
\int_inter_pix[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(23),
      O => int_inter_pix0(23)
    );
\int_inter_pix[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(24),
      O => int_inter_pix0(24)
    );
\int_inter_pix[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(25),
      O => int_inter_pix0(25)
    );
\int_inter_pix[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(26),
      O => int_inter_pix0(26)
    );
\int_inter_pix[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(27),
      O => int_inter_pix0(27)
    );
\int_inter_pix[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(28),
      O => int_inter_pix0(28)
    );
\int_inter_pix[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(29),
      O => int_inter_pix0(29)
    );
\int_inter_pix[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(2),
      O => int_inter_pix0(2)
    );
\int_inter_pix[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(30),
      O => int_inter_pix0(30)
    );
\int_inter_pix[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \int_inter_pix[31]_i_3_n_3\,
      O => \int_inter_pix[31]_i_1_n_3\
    );
\int_inter_pix[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(31),
      O => int_inter_pix0(31)
    );
\int_inter_pix[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[0]\,
      I1 => \waddr_reg_n_3_[1]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      I4 => \waddr_reg_n_3_[4]\,
      I5 => \waddr_reg_n_3_[2]\,
      O => \int_inter_pix[31]_i_3_n_3\
    );
\int_inter_pix[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(3),
      O => int_inter_pix0(3)
    );
\int_inter_pix[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(4),
      O => int_inter_pix0(4)
    );
\int_inter_pix[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(5),
      O => int_inter_pix0(5)
    );
\int_inter_pix[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(6),
      O => int_inter_pix0(6)
    );
\int_inter_pix[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(7),
      O => int_inter_pix0(7)
    );
\int_inter_pix[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(8),
      O => int_inter_pix0(8)
    );
\int_inter_pix[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(9),
      O => int_inter_pix0(9)
    );
\int_inter_pix_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(0),
      Q => \^inter_pix\(0),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(10),
      Q => \^inter_pix\(10),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(11),
      Q => \^inter_pix\(11),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(12),
      Q => \^inter_pix\(12),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(13),
      Q => \^inter_pix\(13),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(14),
      Q => \^inter_pix\(14),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(15),
      Q => \^inter_pix\(15),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(16),
      Q => \^inter_pix\(16),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(17),
      Q => \^inter_pix\(17),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(18),
      Q => \^inter_pix\(18),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(19),
      Q => \^inter_pix\(19),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(1),
      Q => \^inter_pix\(1),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(20),
      Q => \^inter_pix\(20),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(21),
      Q => \^inter_pix\(21),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(22),
      Q => \^inter_pix\(22),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(23),
      Q => \^inter_pix\(23),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(24),
      Q => \^inter_pix\(24),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(25),
      Q => \^inter_pix\(25),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(26),
      Q => \^inter_pix\(26),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(27),
      Q => \^inter_pix\(27),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(28),
      Q => \^inter_pix\(28),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(29),
      Q => \^inter_pix\(29),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(2),
      Q => \^inter_pix\(2),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(30),
      Q => \^inter_pix\(30),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(31),
      Q => \^inter_pix\(31),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(3),
      Q => \^inter_pix\(3),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(4),
      Q => \^inter_pix\(4),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(5),
      Q => \^inter_pix\(5),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(6),
      Q => \^inter_pix\(6),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(7),
      Q => \^inter_pix\(7),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(8),
      Q => \^inter_pix\(8),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_3\,
      D => int_inter_pix0(9),
      Q => \^inter_pix\(9),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_3,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_out_pix[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_pix_reg_n_3_[0]\,
      O => int_out_pix0(0)
    );
\int_out_pix[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(8),
      O => int_out_pix0(10)
    );
\int_out_pix[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(9),
      O => int_out_pix0(11)
    );
\int_out_pix[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(10),
      O => int_out_pix0(12)
    );
\int_out_pix[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(11),
      O => int_out_pix0(13)
    );
\int_out_pix[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(12),
      O => int_out_pix0(14)
    );
\int_out_pix[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(13),
      O => int_out_pix0(15)
    );
\int_out_pix[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(14),
      O => int_out_pix0(16)
    );
\int_out_pix[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(15),
      O => int_out_pix0(17)
    );
\int_out_pix[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(16),
      O => int_out_pix0(18)
    );
\int_out_pix[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(17),
      O => int_out_pix0(19)
    );
\int_out_pix[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_pix_reg_n_3_[1]\,
      O => int_out_pix0(1)
    );
\int_out_pix[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(18),
      O => int_out_pix0(20)
    );
\int_out_pix[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(19),
      O => int_out_pix0(21)
    );
\int_out_pix[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(20),
      O => int_out_pix0(22)
    );
\int_out_pix[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(21),
      O => int_out_pix0(23)
    );
\int_out_pix[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(22),
      O => int_out_pix0(24)
    );
\int_out_pix[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(23),
      O => int_out_pix0(25)
    );
\int_out_pix[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(24),
      O => int_out_pix0(26)
    );
\int_out_pix[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(25),
      O => int_out_pix0(27)
    );
\int_out_pix[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(26),
      O => int_out_pix0(28)
    );
\int_out_pix[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(27),
      O => int_out_pix0(29)
    );
\int_out_pix[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(0),
      O => int_out_pix0(2)
    );
\int_out_pix[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(28),
      O => int_out_pix0(30)
    );
\int_out_pix[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \int_inter_pix[31]_i_3_n_3\,
      O => \int_out_pix[31]_i_1_n_3\
    );
\int_out_pix[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(29),
      O => int_out_pix0(31)
    );
\int_out_pix[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(1),
      O => int_out_pix0(3)
    );
\int_out_pix[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(2),
      O => int_out_pix0(4)
    );
\int_out_pix[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(3),
      O => int_out_pix0(5)
    );
\int_out_pix[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(4),
      O => int_out_pix0(6)
    );
\int_out_pix[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(5),
      O => int_out_pix0(7)
    );
\int_out_pix[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(6),
      O => int_out_pix0(8)
    );
\int_out_pix[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(7),
      O => int_out_pix0(9)
    );
\int_out_pix_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(0),
      Q => \int_out_pix_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\int_out_pix_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(10),
      Q => \^out_pix\(8),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(11),
      Q => \^out_pix\(9),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(12),
      Q => \^out_pix\(10),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(13),
      Q => \^out_pix\(11),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(14),
      Q => \^out_pix\(12),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(15),
      Q => \^out_pix\(13),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(16),
      Q => \^out_pix\(14),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(17),
      Q => \^out_pix\(15),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(18),
      Q => \^out_pix\(16),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(19),
      Q => \^out_pix\(17),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(1),
      Q => \int_out_pix_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\int_out_pix_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(20),
      Q => \^out_pix\(18),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(21),
      Q => \^out_pix\(19),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(22),
      Q => \^out_pix\(20),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(23),
      Q => \^out_pix\(21),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(24),
      Q => \^out_pix\(22),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(25),
      Q => \^out_pix\(23),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(26),
      Q => \^out_pix\(24),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(27),
      Q => \^out_pix\(25),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(28),
      Q => \^out_pix\(26),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(29),
      Q => \^out_pix\(27),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(2),
      Q => \^out_pix\(0),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(30),
      Q => \^out_pix\(28),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(31),
      Q => \^out_pix\(29),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(3),
      Q => \^out_pix\(1),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(4),
      Q => \^out_pix\(2),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(5),
      Q => \^out_pix\(3),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(6),
      Q => \^out_pix\(4),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(7),
      Q => \^out_pix\(5),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(8),
      Q => \^out_pix\(6),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_3\,
      D => int_out_pix0(9),
      Q => \^out_pix\(7),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_3,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_3_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404540FFFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => \int_out_pix_reg_n_3_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^inter_pix\(0),
      I4 => \rdata[0]_i_2_n_3\,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_1_n_3\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => int_gie_reg_n_3,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(8),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(10),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(9),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(11),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(10),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(12),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(11),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(13),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(12),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(14),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(13),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(15),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(14),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(16),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(15),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(17),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(16),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(18),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(17),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(19),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAEAAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_3\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_out_pix_reg_n_3_[1]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^inter_pix\(1),
      O => \rdata[1]_i_1_n_3\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => int_ap_done,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_1_in,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(18),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(20),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(19),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(21),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(20),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(22),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(21),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(23),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(22),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(24),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(23),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(25),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(24),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(26),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(25),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(27),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(26),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(28),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(27),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(29),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(0),
      I1 => \^inter_pix\(2),
      I2 => int_ap_idle,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[2]_i_1_n_3\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(28),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(30),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^out\(0),
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(29),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(31),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(1),
      I1 => \^inter_pix\(3),
      I2 => int_ap_ready,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[3]_i_1_n_3\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(4),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(3),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(5),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(6),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_3\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(5),
      I1 => \^inter_pix\(7),
      I2 => data0(7),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(6),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(8),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(7),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(9),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_3\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[7]_i_1_n_3\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_AXILiteS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_AXILiteS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_AXILiteS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_AXILiteS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_AXILiteS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_AXILiteS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_AXILiteS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_AXILiteS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_AXILiteS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_AXILiteS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_3\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[7]_i_1_n_3\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_AXILiteS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_AXILiteS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_AXILiteS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_AXILiteS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_AXILiteS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_AXILiteS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_AXILiteS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_AXILiteS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_AXILiteS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_AXILiteS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_3\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[7]_i_1_n_3\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_AXILiteS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_AXILiteS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_3\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[7]_i_1_n_3\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_AXILiteS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_AXILiteS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_3\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[7]_i_1_n_3\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_AXILiteS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_AXILiteS_RDATA(9),
      R => '0'
    );
\tmp_27_cast_reg_1126[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => E(0)
    );
\tmp_s_reg_1202[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rows_assign_reg_366_reg[10]\(8),
      I1 => \rows_assign_reg_366_reg[10]\(6),
      I2 => \rows_assign_reg_366_reg[10]\(7),
      I3 => \rows_assign_reg_366_reg[10]\(9),
      O => \^tmp_7_reg_1188_reg[0]\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(0),
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    cache_0_ce0 : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem0_addr_1_read_reg_1333_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cols_assign_reg_377_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \cols_assign_cast_reg_1238_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cache_0_addr_2_reg_1259_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cols_assign_cast_reg_1238_reg[4]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \ram_reg_i_27__0_n_3\ : STD_LOGIC;
  signal ram_reg_i_28_n_3 : STD_LOGIC;
  signal ram_reg_i_29_n_3 : STD_LOGIC;
  signal ram_reg_i_31_n_3 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_27__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_i_29 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_i_31 : label is "soft_lutpair1";
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => cache_0_ce0,
      ENBWREN => cache_0_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(3),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(3),
      I4 => \j_2_reg_1247_reg[10]\(3),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(3)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(2),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(2),
      I4 => \j_2_reg_1247_reg[10]\(2),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(2)
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(1),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(1),
      I4 => \j_2_reg_1247_reg[10]\(1),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(1)
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(0),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(0),
      I4 => \j_2_reg_1247_reg[10]\(0),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(0)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(10),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(9),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(8),
      I3 => \^ram_reg_2\,
      I4 => ram_reg_i_31_n_3,
      I5 => \cache_0_addr_2_reg_1259_reg[10]\(10),
      O => \^addrbwraddr\(10)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9A9A900A9A9A9"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(9),
      I1 => \^ram_reg_2\,
      I2 => \cols_assign_cast_reg_1238_reg[10]\(8),
      I3 => ap_enable_reg_pp1_iter1_reg,
      I4 => \ap_CS_fsm_reg[21]\(0),
      I5 => \cache_0_addr_2_reg_1259_reg[10]\(9),
      O => \^addrbwraddr\(9)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(8),
      I1 => \^ram_reg_2\,
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \ap_CS_fsm_reg[21]\(0),
      I4 => \cache_0_addr_2_reg_1259_reg[10]\(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9A9A900A9A9A9"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(7),
      I1 => \cols_assign_cast_reg_1238_reg[4]\,
      I2 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I3 => ap_enable_reg_pp1_iter1_reg,
      I4 => \ap_CS_fsm_reg[21]\(0),
      I5 => \cache_0_addr_2_reg_1259_reg[10]\(7),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I1 => \cols_assign_cast_reg_1238_reg[4]\,
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \ap_CS_fsm_reg[21]\(0),
      I4 => \cache_0_addr_2_reg_1259_reg[10]\(6),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D515"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(5),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D515"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(4),
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(3),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(2),
      I4 => ram_reg_i_31_n_3,
      I5 => \cache_0_addr_2_reg_1259_reg[10]\(3),
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9A9A900A9A9A9"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(2),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I3 => ap_enable_reg_pp1_iter1_reg,
      I4 => \ap_CS_fsm_reg[21]\(0),
      I5 => \cache_0_addr_2_reg_1259_reg[10]\(2),
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \ap_CS_fsm_reg[21]\(0),
      I4 => \cache_0_addr_2_reg_1259_reg[10]\(1),
      O => \^addrbwraddr\(1)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D515"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(1),
      I1 => \ap_CS_fsm_reg[21]\(0),
      I2 => ap_enable_reg_pp1_iter0,
      O => \ram_reg_i_27__0_n_3\
    );
ram_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(1),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \tmp_16_reg_1243_reg[0]\,
      I4 => ap_enable_reg_pp1_iter1_reg,
      O => ram_reg_i_28_n_3
    );
ram_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg,
      I1 => \tmp_16_reg_1243_reg[0]\,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \ap_CS_fsm_reg[21]\(1),
      I4 => ap_enable_reg_pp1_iter0,
      O => ram_reg_i_29_n_3
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(10),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(10),
      I4 => \j_2_reg_1247_reg[10]\(10),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(10)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I1 => \cols_assign_cast_reg_1238_reg[4]\,
      I2 => \cols_assign_cast_reg_1238_reg[10]\(7),
      O => \^ram_reg_2\
    );
ram_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg,
      I1 => \ap_CS_fsm_reg[21]\(0),
      O => ram_reg_i_31_n_3
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(4),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(2),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I4 => \cols_assign_cast_reg_1238_reg[10]\(3),
      I5 => \cols_assign_cast_reg_1238_reg[10]\(5),
      O => \^ram_reg_1\
    );
ram_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(3),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(2),
      I4 => \cols_assign_cast_reg_1238_reg[10]\(4),
      O => \^ram_reg_0\
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(9),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(9),
      I4 => \j_2_reg_1247_reg[10]\(9),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(9)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(8),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(8),
      I4 => \j_2_reg_1247_reg[10]\(8),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(8)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(7),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(7),
      I4 => \j_2_reg_1247_reg[10]\(7),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(7)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(6),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(6),
      I4 => \j_2_reg_1247_reg[10]\(6),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(6)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(5),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(5),
      I4 => \j_2_reg_1247_reg[10]\(5),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(5)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ram_reg_i_27__0_n_3\,
      I1 => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(4),
      I2 => ram_reg_i_28_n_3,
      I3 => \cols_assign_reg_377_reg[10]\(4),
      I4 => \j_2_reg_1247_reg[10]\(4),
      I5 => ram_reg_i_29_n_3,
      O => \^addrardaddr\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    cache_0_ce0 : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem0_addr_1_read_reg_1333_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6 : entity is "sobel_filter_cachbkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => cache_0_ce0,
      ENBWREN => cache_0_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_1396_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_43_reg_1411_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_reg_1308_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_35_reg_1303_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_32_reg_1341_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_34_reg_1352_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_33_reg_1347_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp19_reg_1417_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp20_reg_1422_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_reg_377_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cols_assign_cast_reg_1238_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cols_assign_cast_reg_1238_reg[3]\ : in STD_LOGIC;
    \cols_assign_cast_reg_1238_reg[4]\ : in STD_LOGIC;
    \cols_assign_cast_reg_1238_reg[6]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    \cache_0_addr_2_reg_1259_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_34_0_0_t_reg_1224 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_1_load_2_reg_1365_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_34_0_2_t_reg_1231 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cache_0_load_2_reg_1358_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_1193 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_34_0_2_t_reg_1231_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \ram_reg_i_28__0_n_3\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_3\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_3\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_3\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_3\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp19_reg_1417_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp20_reg_1422[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[3]_i_3_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[3]_i_4_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[3]_i_5_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[7]_i_3_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[7]_i_4_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422[7]_i_5_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp20_reg_1422_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \^tmp_37_reg_1396_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_43_reg_1411_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp19_reg_1417_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp19_reg_1417_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp20_reg_1422_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_29__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ram_reg_i_30__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ram_reg_i_31__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ram_reg_i_32__0\ : label is "soft_lutpair3";
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  D(7 downto 0) <= \^d\(7 downto 0);
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  \tmp_37_reg_1396_reg[7]\(7 downto 0) <= \^tmp_37_reg_1396_reg[7]\(7 downto 0);
  \tmp_43_reg_1411_reg[7]\(7 downto 0) <= \^tmp_43_reg_1411_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => cache_3_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => cache_0_ce1,
      ENBWREN => cache_2_ce0,
      REGCEAREGCE => p_27_in,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(3),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(3),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(2),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(1),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(0),
      O => \^addrardaddr\(0)
    );
ram_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(10),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(10),
      I3 => \ram_reg_i_28__0_n_3\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(10)
    );
ram_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(9),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(9),
      I3 => \ram_reg_i_29__0_n_3\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(9)
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFB8B8B8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(8),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(8),
      I3 => \cols_assign_cast_reg_1238_reg[6]\,
      I4 => \cols_assign_cast_reg_1238_reg[10]\(8),
      I5 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(8)
    );
ram_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(7),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(7),
      I3 => \ram_reg_i_30__0_n_3\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(7)
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFB8B8B8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(6),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(6),
      I3 => \^ram_reg_1\,
      I4 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I5 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(6)
    );
ram_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(5),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(5),
      I3 => \cols_assign_cast_reg_1238_reg[4]\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(5)
    );
ram_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(4),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(4),
      I3 => \cols_assign_cast_reg_1238_reg[3]\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(4)
    );
ram_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(3),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(3),
      I3 => \ram_reg_i_31__0_n_3\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(3)
    );
ram_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(2),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(2),
      I3 => \ram_reg_i_32__0_n_3\,
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(2)
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFB8B8B8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(1),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(1),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I4 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I5 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(1)
    );
ram_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[10]\(0),
      I1 => \^ram_reg_0\,
      I2 => \j_2_reg_1247_reg[10]\(0),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I4 => \ap_CS_fsm_reg[21]\(1),
      O => \^addrbwraddr\(0)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg,
      I1 => \tmp_16_reg_1243_reg[0]\,
      I2 => \ap_CS_fsm_reg[21]\(0),
      O => \^ram_reg_0\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I1 => \^ram_reg_1\,
      I2 => \cols_assign_cast_reg_1238_reg[10]\(7),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(8),
      I4 => \cols_assign_cast_reg_1238_reg[10]\(9),
      I5 => \cols_assign_cast_reg_1238_reg[10]\(10),
      O => \ram_reg_i_28__0_n_3\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(8),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I2 => \^ram_reg_1\,
      I3 => \cols_assign_cast_reg_1238_reg[10]\(7),
      I4 => \cols_assign_cast_reg_1238_reg[10]\(9),
      O => \ram_reg_i_29__0_n_3\
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(6),
      I1 => \^ram_reg_1\,
      I2 => \cols_assign_cast_reg_1238_reg[10]\(7),
      O => \ram_reg_i_30__0_n_3\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(2),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(3),
      O => \ram_reg_i_31__0_n_3\
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(4),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(2),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I3 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I4 => \cols_assign_cast_reg_1238_reg[10]\(3),
      I5 => \cols_assign_cast_reg_1238_reg[10]\(5),
      O => \^ram_reg_1\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \cols_assign_cast_reg_1238_reg[10]\(1),
      I1 => \cols_assign_cast_reg_1238_reg[10]\(0),
      I2 => \cols_assign_cast_reg_1238_reg[10]\(2),
      O => \ram_reg_i_32__0_n_3\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(10),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(10),
      O => \^addrardaddr\(10)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(9),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(9),
      O => \^addrardaddr\(9)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(8),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(8),
      O => \^addrardaddr\(8)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(7),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(6),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(5),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \j_2_reg_1247_reg[10]\(4),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \ap_CS_fsm_reg[21]\(0),
      I3 => \cache_0_addr_2_reg_1259_reg[10]\(4),
      O => \^addrardaddr\(4)
    );
\tmp19_reg_1417_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp19_reg_1417_reg[3]_i_1_n_3\,
      CO(2) => \tmp19_reg_1417_reg[3]_i_1_n_4\,
      CO(1) => \tmp19_reg_1417_reg[3]_i_1_n_5\,
      CO(0) => \tmp19_reg_1417_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_43_reg_1411_reg[7]\(3 downto 0),
      O(3 downto 0) => \tmp19_reg_1417_reg[8]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp19_reg_1417_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp19_reg_1417_reg[3]_i_1_n_3\,
      CO(3) => \tmp19_reg_1417_reg[7]_i_1_n_3\,
      CO(2) => \tmp19_reg_1417_reg[7]_i_1_n_4\,
      CO(1) => \tmp19_reg_1417_reg[7]_i_1_n_5\,
      CO(0) => \tmp19_reg_1417_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_43_reg_1411_reg[7]\(7 downto 4),
      O(3 downto 0) => \tmp19_reg_1417_reg[8]\(7 downto 4),
      S(3 downto 0) => \tmp_34_0_2_t_reg_1231_reg[1]\(3 downto 0)
    );
\tmp19_reg_1417_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp19_reg_1417_reg[7]_i_1_n_3\,
      CO(3 downto 1) => \NLW_tmp19_reg_1417_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp19_reg_1417_reg[8]\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp19_reg_1417_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp20_reg_1422[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^tmp_37_reg_1396_reg[7]\(3),
      O => \tmp20_reg_1422[3]_i_2_n_3\
    );
\tmp20_reg_1422[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^tmp_37_reg_1396_reg[7]\(2),
      O => \tmp20_reg_1422[3]_i_3_n_3\
    );
\tmp20_reg_1422[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^tmp_37_reg_1396_reg[7]\(1),
      O => \tmp20_reg_1422[3]_i_4_n_3\
    );
\tmp20_reg_1422[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_2(0),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(0),
      O => \tmp20_reg_1422[3]_i_5_n_3\
    );
\tmp20_reg_1422[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^tmp_37_reg_1396_reg[7]\(7),
      O => \tmp20_reg_1422[7]_i_2_n_3\
    );
\tmp20_reg_1422[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^tmp_37_reg_1396_reg[7]\(6),
      O => \tmp20_reg_1422[7]_i_3_n_3\
    );
\tmp20_reg_1422[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^tmp_37_reg_1396_reg[7]\(5),
      O => \tmp20_reg_1422[7]_i_4_n_3\
    );
\tmp20_reg_1422[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^tmp_37_reg_1396_reg[7]\(4),
      O => \tmp20_reg_1422[7]_i_5_n_3\
    );
\tmp20_reg_1422_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp20_reg_1422_reg[3]_i_1_n_3\,
      CO(2) => \tmp20_reg_1422_reg[3]_i_1_n_4\,
      CO(1) => \tmp20_reg_1422_reg[3]_i_1_n_5\,
      CO(0) => \tmp20_reg_1422_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^d\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \tmp20_reg_1422_reg[7]\(3 downto 0),
      S(3) => \tmp20_reg_1422[3]_i_2_n_3\,
      S(2) => \tmp20_reg_1422[3]_i_3_n_3\,
      S(1) => \tmp20_reg_1422[3]_i_4_n_3\,
      S(0) => \tmp20_reg_1422[3]_i_5_n_3\
    );
\tmp20_reg_1422_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp20_reg_1422_reg[3]_i_1_n_3\,
      CO(3) => \NLW_tmp20_reg_1422_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp20_reg_1422_reg[7]_i_1_n_4\,
      CO(1) => \tmp20_reg_1422_reg[7]_i_1_n_5\,
      CO(0) => \tmp20_reg_1422_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^d\(5 downto 3),
      O(3 downto 0) => \tmp20_reg_1422_reg[7]\(7 downto 4),
      S(3) => \tmp20_reg_1422[7]_i_2_n_3\,
      S(2) => \tmp20_reg_1422[7]_i_3_n_3\,
      S(1) => \tmp20_reg_1422[7]_i_4_n_3\,
      S(0) => \tmp20_reg_1422[7]_i_5_n_3\
    );
\tmp_32_reg_1341[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(0),
      I1 => DOBDO(0),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(0),
      O => \tmp_32_reg_1341_reg[7]\(0)
    );
\tmp_32_reg_1341[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(1),
      I1 => DOBDO(1),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(1),
      O => \tmp_32_reg_1341_reg[7]\(1)
    );
\tmp_32_reg_1341[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(2),
      I1 => DOBDO(2),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(2),
      O => \tmp_32_reg_1341_reg[7]\(2)
    );
\tmp_32_reg_1341[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(3),
      I1 => DOBDO(3),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(3),
      O => \tmp_32_reg_1341_reg[7]\(3)
    );
\tmp_32_reg_1341[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(4),
      I1 => DOBDO(4),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(4),
      O => \tmp_32_reg_1341_reg[7]\(4)
    );
\tmp_32_reg_1341[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(5),
      I1 => DOBDO(5),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(5),
      O => \tmp_32_reg_1341_reg[7]\(5)
    );
\tmp_32_reg_1341[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(6),
      I1 => DOBDO(6),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(6),
      O => \tmp_32_reg_1341_reg[7]\(6)
    );
\tmp_32_reg_1341[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(7),
      I1 => DOBDO(7),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_5(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(7),
      O => \tmp_32_reg_1341_reg[7]\(7)
    );
\tmp_33_reg_1347[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(0),
      I1 => DOBDO(0),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(0),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(0),
      O => \tmp_33_reg_1347_reg[7]\(0)
    );
\tmp_33_reg_1347[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(1),
      I1 => DOBDO(1),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(1),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(1),
      O => \tmp_33_reg_1347_reg[7]\(1)
    );
\tmp_33_reg_1347[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(2),
      I1 => DOBDO(2),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(2),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(2),
      O => \tmp_33_reg_1347_reg[7]\(2)
    );
\tmp_33_reg_1347[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(3),
      I1 => DOBDO(3),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(3),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(3),
      O => \tmp_33_reg_1347_reg[7]\(3)
    );
\tmp_33_reg_1347[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(4),
      I1 => DOBDO(4),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(4),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(4),
      O => \tmp_33_reg_1347_reg[7]\(4)
    );
\tmp_33_reg_1347[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(5),
      I1 => DOBDO(5),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(5),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(5),
      O => \tmp_33_reg_1347_reg[7]\(5)
    );
\tmp_33_reg_1347[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(6),
      I1 => DOBDO(6),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(6),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(6),
      O => \tmp_33_reg_1347_reg[7]\(6)
    );
\tmp_33_reg_1347[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(7),
      I1 => DOBDO(7),
      I2 => tmp_14_reg_1193(1),
      I3 => ram_reg_5(7),
      I4 => tmp_14_reg_1193(0),
      I5 => ram_reg_6(7),
      O => \tmp_33_reg_1347_reg[7]\(7)
    );
\tmp_34_reg_1352[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(0),
      I1 => DOBDO(0),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(0),
      O => \tmp_34_reg_1352_reg[7]\(0)
    );
\tmp_34_reg_1352[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(1),
      I1 => DOBDO(1),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(1),
      O => \tmp_34_reg_1352_reg[7]\(1)
    );
\tmp_34_reg_1352[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(2),
      I1 => DOBDO(2),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(2),
      O => \tmp_34_reg_1352_reg[7]\(2)
    );
\tmp_34_reg_1352[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(3),
      I1 => DOBDO(3),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(3),
      O => \tmp_34_reg_1352_reg[7]\(3)
    );
\tmp_34_reg_1352[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(4),
      I1 => DOBDO(4),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(4),
      O => \tmp_34_reg_1352_reg[7]\(4)
    );
\tmp_34_reg_1352[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(5),
      I1 => DOBDO(5),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(5),
      O => \tmp_34_reg_1352_reg[7]\(5)
    );
\tmp_34_reg_1352[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(6),
      I1 => DOBDO(6),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(6),
      O => \tmp_34_reg_1352_reg[7]\(6)
    );
\tmp_34_reg_1352[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(7),
      I1 => DOBDO(7),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_5(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_6(7),
      O => \tmp_34_reg_1352_reg[7]\(7)
    );
\tmp_35_reg_1303[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(0),
      I1 => DOBDO(0),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(0),
      O => \tmp_35_reg_1303_reg[7]\(0)
    );
\tmp_35_reg_1303[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(1),
      I1 => DOBDO(1),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(1),
      O => \tmp_35_reg_1303_reg[7]\(1)
    );
\tmp_35_reg_1303[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(2),
      I1 => DOBDO(2),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(2),
      O => \tmp_35_reg_1303_reg[7]\(2)
    );
\tmp_35_reg_1303[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(3),
      I1 => DOBDO(3),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(3),
      O => \tmp_35_reg_1303_reg[7]\(3)
    );
\tmp_35_reg_1303[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(4),
      I1 => DOBDO(4),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(4),
      O => \tmp_35_reg_1303_reg[7]\(4)
    );
\tmp_35_reg_1303[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(5),
      I1 => DOBDO(5),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(5),
      O => \tmp_35_reg_1303_reg[7]\(5)
    );
\tmp_35_reg_1303[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(6),
      I1 => DOBDO(6),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(6),
      O => \tmp_35_reg_1303_reg[7]\(6)
    );
\tmp_35_reg_1303[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(7),
      I1 => DOBDO(7),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => ram_reg_3(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(7),
      O => \tmp_35_reg_1303_reg[7]\(7)
    );
\tmp_36_reg_1308[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(0),
      I1 => DOBDO(0),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(0),
      O => \tmp_36_reg_1308_reg[7]\(0)
    );
\tmp_36_reg_1308[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(1),
      I1 => DOBDO(1),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(1),
      O => \tmp_36_reg_1308_reg[7]\(1)
    );
\tmp_36_reg_1308[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(2),
      I1 => DOBDO(2),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(2),
      O => \tmp_36_reg_1308_reg[7]\(2)
    );
\tmp_36_reg_1308[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(3),
      I1 => DOBDO(3),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(3),
      O => \tmp_36_reg_1308_reg[7]\(3)
    );
\tmp_36_reg_1308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(4),
      I1 => DOBDO(4),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(4),
      O => \tmp_36_reg_1308_reg[7]\(4)
    );
\tmp_36_reg_1308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(5),
      I1 => DOBDO(5),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(5),
      O => \tmp_36_reg_1308_reg[7]\(5)
    );
\tmp_36_reg_1308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(6),
      I1 => DOBDO(6),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(6),
      O => \tmp_36_reg_1308_reg[7]\(6)
    );
\tmp_36_reg_1308[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cache_3_q0(7),
      I1 => DOBDO(7),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => ram_reg_3(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_4(7),
      O => \tmp_36_reg_1308_reg[7]\(7)
    );
\tmp_37_reg_1396[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_2(0),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(0),
      O => \^tmp_37_reg_1396_reg[7]\(0)
    );
\tmp_37_reg_1396[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_2(1),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(1),
      O => \^tmp_37_reg_1396_reg[7]\(1)
    );
\tmp_37_reg_1396[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_2(2),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(2),
      O => \^tmp_37_reg_1396_reg[7]\(2)
    );
\tmp_37_reg_1396[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_2(3),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(3),
      O => \^tmp_37_reg_1396_reg[7]\(3)
    );
\tmp_37_reg_1396[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_2(4),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(4),
      O => \^tmp_37_reg_1396_reg[7]\(4)
    );
\tmp_37_reg_1396[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_2(5),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(5),
      O => \^tmp_37_reg_1396_reg[7]\(5)
    );
\tmp_37_reg_1396[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_2(6),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(6),
      O => \^tmp_37_reg_1396_reg[7]\(6)
    );
\tmp_37_reg_1396[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_2(7),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(7),
      O => \^tmp_37_reg_1396_reg[7]\(7)
    );
\tmp_39_reg_1406[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_2(0),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(0),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(0),
      O => \^d\(0)
    );
\tmp_39_reg_1406[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_2(1),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(1),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(1),
      O => \^d\(1)
    );
\tmp_39_reg_1406[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_2(2),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(2),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(2),
      O => \^d\(2)
    );
\tmp_39_reg_1406[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_2(3),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(3),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(3),
      O => \^d\(3)
    );
\tmp_39_reg_1406[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_2(4),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(4),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(4),
      O => \^d\(4)
    );
\tmp_39_reg_1406[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_2(5),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(5),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(5),
      O => \^d\(5)
    );
\tmp_39_reg_1406[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_2(6),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(6),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(6),
      O => \^d\(6)
    );
\tmp_39_reg_1406[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_2(7),
      I2 => tmp_14_reg_1193(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(7),
      I4 => tmp_14_reg_1193(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(7),
      O => \^d\(7)
    );
\tmp_43_reg_1411[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_2(0),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(0),
      O => \^tmp_43_reg_1411_reg[7]\(0)
    );
\tmp_43_reg_1411[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_2(1),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(1),
      O => \^tmp_43_reg_1411_reg[7]\(1)
    );
\tmp_43_reg_1411[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_2(2),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(2),
      O => \^tmp_43_reg_1411_reg[7]\(2)
    );
\tmp_43_reg_1411[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_2(3),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(3),
      O => \^tmp_43_reg_1411_reg[7]\(3)
    );
\tmp_43_reg_1411[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_2(4),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(4),
      O => \^tmp_43_reg_1411_reg[7]\(4)
    );
\tmp_43_reg_1411[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_2(5),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(5),
      O => \^tmp_43_reg_1411_reg[7]\(5)
    );
\tmp_43_reg_1411[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_2(6),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(6),
      O => \^tmp_43_reg_1411_reg[7]\(6)
    );
\tmp_43_reg_1411[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_2(7),
      I2 => tmp_34_0_2_t_reg_1231(1),
      I3 => \cache_1_load_2_reg_1365_reg[7]\(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => \cache_0_load_2_reg_1358_reg[7]\(7),
      O => \^tmp_43_reg_1411_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp19_reg_1417_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_34_0_2_t_reg_1231 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_34_0_0_t_reg_1224 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5 : entity is "sobel_filter_cachdEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => cache_0_ce1,
      ENBWREN => cache_2_ce0,
      REGCEAREGCE => p_27_in,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\tmp19_reg_1417[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(3),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(3),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(3),
      O => S(3)
    );
\tmp19_reg_1417[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(2),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(2),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(2),
      O => S(2)
    );
\tmp19_reg_1417[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(1),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(1),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(1),
      O => S(1)
    );
\tmp19_reg_1417[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(0),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(0),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(0),
      O => S(0)
    );
\tmp19_reg_1417[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(7),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(7),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(7),
      O => \tmp19_reg_1417_reg[7]\(3)
    );
\tmp19_reg_1417[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(6),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(6),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(6),
      O => \tmp19_reg_1417_reg[7]\(2)
    );
\tmp19_reg_1417[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(5),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(5),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(5),
      O => \tmp19_reg_1417_reg[7]\(1)
    );
\tmp19_reg_1417[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212124848481248"
    )
        port map (
      I0 => tmp_34_0_2_t_reg_1231(1),
      I1 => mux_1_0(4),
      I2 => tmp_34_0_0_t_reg_1224(0),
      I3 => \^doado\(4),
      I4 => tmp_34_0_2_t_reg_1231(0),
      I5 => ram_reg_0(4),
      O => \tmp19_reg_1417_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[8]\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.data_buf_reg[9]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal dout_valid_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal full_n_i_1_n_3 : STD_LOGIC;
  signal full_n_i_3_n_3 : STD_LOGIC;
  signal \^m_axi_gmem0_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_3 : STD_LOGIC;
  signal mem_reg_i_11_n_3 : STD_LOGIC;
  signal mem_reg_i_12_n_3 : STD_LOGIC;
  signal mem_reg_i_13_n_3 : STD_LOGIC;
  signal mem_reg_i_14_n_3 : STD_LOGIC;
  signal mem_reg_i_9_n_3 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_3 : STD_LOGIC;
  signal \usedw[0]_i_1_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair47";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of mem_reg_i_9 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair64";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  SR(0) <= \^sr\(0);
  beat_valid <= \^beat_valid\;
  empty_n_reg_0(32 downto 0) <= \^empty_n_reg_0\(32 downto 0);
  m_axi_gmem0_RREADY <= \^m_axi_gmem0_rready\;
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => \^empty_n_reg_0\(16),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(24),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(8),
      O => \bus_wide_gen.data_buf01_in\(0)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(18),
      I1 => \^empty_n_reg_0\(26),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(10),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[10]\
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(19),
      I1 => \^empty_n_reg_0\(27),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(11),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[11]\
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(20),
      I1 => \^empty_n_reg_0\(28),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(12),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[12]\
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(21),
      I1 => \^empty_n_reg_0\(29),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(13),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[13]\
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(22),
      I1 => \^empty_n_reg_0\(30),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(14),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[14]\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(23),
      I1 => \^empty_n_reg_0\(31),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(15),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[15]\
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(1),
      I1 => \^empty_n_reg_0\(17),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(25),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(9),
      O => \bus_wide_gen.data_buf01_in\(1)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(2),
      I1 => \^empty_n_reg_0\(18),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(26),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(10),
      O => \bus_wide_gen.data_buf01_in\(2)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(3),
      I1 => \^empty_n_reg_0\(19),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(27),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(11),
      O => \bus_wide_gen.data_buf01_in\(3)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(4),
      I1 => \^empty_n_reg_0\(20),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(28),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(12),
      O => \bus_wide_gen.data_buf01_in\(4)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(5),
      I1 => \^empty_n_reg_0\(21),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(29),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(13),
      O => \bus_wide_gen.data_buf01_in\(5)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(6),
      I1 => \^empty_n_reg_0\(22),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(30),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(14),
      O => \bus_wide_gen.data_buf01_in\(6)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(7),
      I1 => \^empty_n_reg_0\(23),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(31),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(15),
      O => \bus_wide_gen.data_buf01_in\(7)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(16),
      I1 => \^empty_n_reg_0\(24),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(8),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[8]\
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(17),
      I1 => \^empty_n_reg_0\(25),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(9),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[9]\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_3,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \^empty_n_reg_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \^empty_n_reg_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \^empty_n_reg_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \^empty_n_reg_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \^empty_n_reg_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \^empty_n_reg_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \^empty_n_reg_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \^empty_n_reg_0\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \^empty_n_reg_0\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \^empty_n_reg_0\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \^empty_n_reg_0\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \^empty_n_reg_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \^empty_n_reg_0\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \^empty_n_reg_0\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \^empty_n_reg_0\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \^empty_n_reg_0\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \^empty_n_reg_0\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \^empty_n_reg_0\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \^empty_n_reg_0\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \^empty_n_reg_0\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \^empty_n_reg_0\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \^empty_n_reg_0\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \^empty_n_reg_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \^empty_n_reg_0\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \^empty_n_reg_0\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_3\,
      Q => \^empty_n_reg_0\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \^empty_n_reg_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \^empty_n_reg_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \^empty_n_reg_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \^empty_n_reg_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \^empty_n_reg_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \^empty_n_reg_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \^empty_n_reg_0\(9),
      R => \^sr\(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => dout_valid_i_1_n_3
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_3,
      Q => \^beat_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_3\,
      I1 => \^q\(4),
      I2 => \empty_n_i_3__0_n_3\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \empty_n_i_2__0_n_3\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \empty_n_i_3__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => \^sr\(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => m_axi_gmem0_RVALID,
      I3 => \^m_axi_gmem0_rready\,
      I4 => pop,
      O => full_n_i_1_n_3
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => full_n_i_3_n_3,
      O => p_1_in
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => full_n_i_3_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_3,
      Q => \^m_axi_gmem0_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_35,
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem0_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem0_RVALID,
      WEBWE(2) => m_axi_gmem0_RVALID,
      WEBWE(1) => m_axi_gmem0_RVALID,
      WEBWE(0) => m_axi_gmem0_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAAAAA2AAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_3,
      I3 => mem_reg_i_10_n_3,
      I4 => pop,
      I5 => mem_reg_i_11_n_3,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(4),
      I3 => raddr(5),
      O => mem_reg_i_10_n_3
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_11_n_3
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_14_n_3,
      O => mem_reg_i_12_n_3
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_13_n_3
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_14_n_3
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCC4CCCC"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_3,
      I3 => mem_reg_i_10_n_3,
      I4 => pop,
      I5 => mem_reg_i_11_n_3,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38B0"
    )
        port map (
      I0 => mem_reg_i_12_n_3,
      I1 => pop,
      I2 => raddr(5),
      I3 => mem_reg_i_13_n_3,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B038B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_3,
      I1 => pop,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_9_n_3,
      I5 => raddr(3),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38B0B0B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_3,
      I1 => pop,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFF0F070000"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_3,
      I3 => mem_reg_i_10_n_3,
      I4 => pop,
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_9_n_3
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => \^m_axi_gmem0_rready\,
      I2 => pop,
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => \^m_axi_gmem0_rready\,
      I3 => m_axi_gmem0_RVALID,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => show_ahead_i_2_n_3,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^m_axi_gmem0_rready\,
      I3 => m_axi_gmem0_RVALID,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => show_ahead_i_2_n_3
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_3\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axi_gmem0_rready\,
      I1 => m_axi_gmem0_RVALID,
      I2 => pop,
      O => \usedw[7]_i_1_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw[0]_i_1_n_3\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(0),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(1),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(2),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_3\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_3\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_3\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_3\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_3\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_3\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_gmem0_rready\,
      I1 => m_axi_gmem0_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_3\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_3\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_3\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_3\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_3\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_3\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_3\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_3\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_3\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_3\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bus_wide_gen.data_buf1__0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    pout17_out : out STD_LOGIC;
    push : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_buf_reg[23]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_buf_reg[22]\ : in STD_LOGIC;
    \dout_buf_reg[21]\ : in STD_LOGIC;
    \dout_buf_reg[20]\ : in STD_LOGIC;
    \dout_buf_reg[19]\ : in STD_LOGIC;
    \dout_buf_reg[18]\ : in STD_LOGIC;
    \dout_buf_reg[17]\ : in STD_LOGIC;
    \dout_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[24]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[25]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[26]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[27]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[28]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[30]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_3_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_6_n_3\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[23]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.next_split__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC;
  signal data_vld_i_1_n_3 : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal empty_n_i_3_n_3 : STD_LOGIC;
  signal empty_n_i_4_n_3 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__0_n_3\ : STD_LOGIC;
  signal full_n_i_2_n_3 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal p_27_in_1 : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \q_reg_n_3_[0]\ : STD_LOGIC;
  signal \q_reg_n_3_[1]\ : STD_LOGIC;
  signal \q_reg_n_3_[2]\ : STD_LOGIC;
  signal \q_reg_n_3_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair68";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair72";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair72";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair70";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair70";
begin
  \bus_wide_gen.data_buf1__0\ <= \^bus_wide_gen.data_buf1__0\;
  \bus_wide_gen.data_buf_reg[23]\(1 downto 0) <= \^bus_wide_gen.data_buf_reg[23]\(1 downto 0);
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  \could_multi_bursts.arlen_buf_reg[3]\ <= \^could_multi_bursts.arlen_buf_reg[3]\;
  \could_multi_bursts.arlen_buf_reg[3]_0\ <= \^could_multi_bursts.arlen_buf_reg[3]_0\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  push <= \^push\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(0),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(0),
      I5 => \bus_wide_gen.data_buf01_in\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[18]\,
      I3 => Q(10),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[19]\,
      I3 => Q(11),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[20]\,
      I3 => Q(12),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[21]\,
      I3 => Q(13),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[22]\,
      I3 => Q(14),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[23]\,
      I3 => Q(15),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044007400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5_n_3\,
      I1 => p_27_in_1,
      I2 => beat_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.split_cnt__1\(1),
      I5 => \bus_wide_gen.split_cnt__1\(0),
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => p_27_in_1,
      I2 => \bus_wide_gen.data_buf[15]_i_5_n_3\,
      O => \^bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BD07BDE7BDE7BDE"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I1 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[1]\,
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      O => \bus_wide_gen.data_buf[15]_i_5_n_3\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[24]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(16),
      I4 => \dout_buf_reg[34]\(24),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[25]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(17),
      I4 => \dout_buf_reg[34]\(25),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[26]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(18),
      I4 => \dout_buf_reg[34]\(26),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[27]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(19),
      I4 => \dout_buf_reg[34]\(27),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(1),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(1),
      I5 => \bus_wide_gen.data_buf01_in\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[28]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(20),
      I4 => \dout_buf_reg[34]\(28),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[29]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(21),
      I4 => \dout_buf_reg[34]\(29),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[30]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(22),
      I4 => \dout_buf_reg[34]\(30),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \dout_buf_reg[34]\(23),
      I4 => \dout_buf_reg[34]\(31),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf1__0\,
      I1 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_3_n_3\
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF0FF7000000000"
    )
        port map (
      I0 => p_27_in_1,
      I1 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => \bus_wide_gen.next_split__0\
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I2 => \^bus_wide_gen.data_buf1__0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_5_n_3\
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \^bus_wide_gen.data_buf_reg[23]\(1),
      O => \bus_wide_gen.data_buf[23]_i_6_n_3\
    );
\bus_wide_gen.data_buf[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => p_27_in_1
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(2),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(2),
      I5 => \bus_wide_gen.data_buf01_in\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      O => \bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(3),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(3),
      I5 => \bus_wide_gen.data_buf01_in\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(4),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(4),
      I5 => \bus_wide_gen.data_buf01_in\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(5),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(5),
      I5 => \bus_wide_gen.data_buf01_in\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(6),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(6),
      I5 => \bus_wide_gen.data_buf01_in\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(7),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \dout_buf_reg[34]\(7),
      I5 => \bus_wide_gen.data_buf01_in\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[16]\,
      I3 => Q(8),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[17]\,
      I3 => Q(9),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \dout_buf_reg[34]\(9),
      O => D(9)
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[0]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C408000044008008"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.tail_split\(0),
      I3 => \bus_wide_gen.split_cnt__1\(0),
      I4 => \bus_wide_gen.split_cnt__1\(1),
      I5 => \bus_wide_gen.tail_split\(1),
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\,
      I2 => \bus_wide_gen.split_cnt__1\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\,
      I2 => \bus_wide_gen.split_cnt__1\(1),
      I3 => \bus_wide_gen.split_cnt__1\(0),
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCCCC"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      O => \bus_wide_gen.split_cnt__1\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0F0"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      O => \bus_wide_gen.split_cnt__1\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(8),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => \sect_len_buf_reg[9]\(7),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \^could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => \sect_len_buf_reg[9]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \^could_multi_bursts.arlen_buf_reg[3]_0\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^push\,
      O => data_vld_i_1_n_3
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_3,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => burst_valid,
      O => pop0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => empty_n_i_3_n_3,
      I5 => empty_n_i_4_n_3,
      O => \bus_wide_gen.last_beat__0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I1 => \q_reg_n_3_[2]\,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I3 => \q_reg_n_3_[1]\,
      O => empty_n_i_3_n_3
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_3_[3]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I2 => \q_reg_n_3_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I5 => \bus_wide_gen.len_cnt_reg[7]\(5),
      O => empty_n_i_4_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => burst_valid,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_3,
      I2 => pop0,
      I3 => data_vld_reg_n_3,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__0_n_3\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => full_n_i_2_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_3\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_gmem0_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => fifo_rctl_ready,
      O => \^push\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(1),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_end_buf_reg[0]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_end_buf_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => \^push\,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^push\,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^push\,
      O => \pout[2]_i_1_n_3\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA000000000000"
    )
        port map (
      I0 => \^push\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]\(32),
      I3 => beat_valid,
      I4 => empty_n_reg_0,
      I5 => data_vld_reg_0,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \q_reg_n_3_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \^bus_wide_gen.data_buf_reg[23]\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \^bus_wide_gen.data_buf_reg[23]\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \q_reg_n_3_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \q_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \q_reg_n_3_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \bus_wide_gen.tail_split\(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \bus_wide_gen.tail_split\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \align_len_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_2__0_n_3\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair80";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair87";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(35 downto 0) <= \^invalid_len_event_reg\(35 downto 0);
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(35),
      O => S(2)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(34),
      O => S(1)
    );
align_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(33),
      O => S(0)
    );
\align_len[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(32),
      O => \align_len_reg[7]\(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__0_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_20_in,
      I4 => rreq_handling_reg,
      O => \^next_rreq\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_3\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_3,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__2_n_3\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[0]\,
      I5 => \pout_reg_n_3_[1]\,
      O => \full_n_i_2__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_3\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^invalid_len_event_reg\(32),
      I1 => \^invalid_len_event_reg\(33),
      I2 => \^invalid_len_event_reg\(34),
      I3 => \^invalid_len_event_reg\(35),
      I4 => \^fifo_rreq_valid\,
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]_1\(18),
      I2 => \end_addr_buf_reg[31]_1\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \end_addr_buf_reg[31]_0\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]_1\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]_1\(15),
      I4 => \end_addr_buf_reg[31]_1\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \end_addr_buf_reg[31]_0\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]_1\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]_1\(12),
      I4 => \end_addr_buf_reg[31]_1\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \end_addr_buf_reg[31]_0\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]_1\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]_1\(9),
      I4 => \end_addr_buf_reg[31]_1\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => \end_addr_buf_reg[31]\(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]_1\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]_1\(6),
      I4 => \end_addr_buf_reg[31]_1\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \end_addr_buf_reg[31]\(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]_1\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]_1\(3),
      I4 => \end_addr_buf_reg[31]_1\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => \end_addr_buf_reg[31]\(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]_1\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]_1\(0),
      I4 => \end_addr_buf_reg[31]_1\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => \end_addr_buf_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(12),
      Q => \mem_reg[4][12]_srl5_n_3\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(13),
      Q => \mem_reg[4][13]_srl5_n_3\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(14),
      Q => \mem_reg[4][14]_srl5_n_3\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(15),
      Q => \mem_reg[4][15]_srl5_n_3\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(16),
      Q => \mem_reg[4][16]_srl5_n_3\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(17),
      Q => \mem_reg[4][17]_srl5_n_3\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(18),
      Q => \mem_reg[4][18]_srl5_n_3\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(19),
      Q => \mem_reg[4][19]_srl5_n_3\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(20),
      Q => \mem_reg[4][20]_srl5_n_3\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(21),
      Q => \mem_reg[4][21]_srl5_n_3\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(22),
      Q => \mem_reg[4][22]_srl5_n_3\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(23),
      Q => \mem_reg[4][23]_srl5_n_3\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(24),
      Q => \mem_reg[4][24]_srl5_n_3\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(25),
      Q => \mem_reg[4][25]_srl5_n_3\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(26),
      Q => \mem_reg[4][26]_srl5_n_3\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(27),
      Q => \mem_reg[4][27]_srl5_n_3\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(28),
      Q => \mem_reg[4][28]_srl5_n_3\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(29),
      Q => \mem_reg[4][29]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(30),
      Q => \mem_reg[4][30]_srl5_n_3\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(31),
      Q => \mem_reg[4][31]_srl5_n_3\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][40]_srl5_n_3\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][41]_srl5_n_3\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_3\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(4),
      Q => \mem_reg[4][4]_srl5_n_3\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(5),
      Q => \mem_reg[4][5]_srl5_n_3\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(6),
      Q => \mem_reg[4][6]_srl5_n_3\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(7),
      Q => \mem_reg[4][7]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(31),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(32),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][40]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(33),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][41]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(34),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(35),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \^invalid_len_event_reg\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \^fifo_rreq_valid\,
      I3 => p_20_in,
      O => E(0)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    \sect_addr_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    push : in STD_LOGIC;
    pout17_out : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_rreq_valid : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\ : entity is "sobel_filter_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld1 : STD_LOGIC;
  signal \data_vld_i_1__1_n_3\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \full_n_i_2__1_n_3\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2_n_3\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair75";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[3]\(1),
      I1 => \bus_wide_gen.len_cnt_reg[3]\(0),
      I2 => \bus_wide_gen.len_cnt_reg[3]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[3]\(2),
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem0_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_gmem0_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[0]\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \data_vld_i_1__1_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_3\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__1_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_3\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__1_n_3\,
      I4 => p_10_in,
      O => \full_n_i_1__1_n_3\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_3\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => push,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_3\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \pout[3]_i_1_n_3\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_3\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => data_vld1
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \^empty_n_reg_0\,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => \bus_wide_gen.last_split\,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[3]_i_2_n_3\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => fifo_rreq_valid_buf_reg,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_20_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[0]\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(0),
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(1),
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^p_20_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4 is
  port (
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_344_reg[1]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmem0_addr_1_reg_1214_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem0_addr_reg_1144_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs2f_rreq_ack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4 : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_3\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_p2[0]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[18]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[1]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[20]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[21]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[22]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[24]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[25]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[26]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[28]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[29]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[30]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[31]_i_2_n_3\ : STD_LOGIC;
  signal \data_p2[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[4]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[5]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p2[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2[9]_i_1_n_3\ : STD_LOGIC;
  signal gmem0_ARREADY : STD_LOGIC;
  signal gmem0_ARVALID : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_3 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data_p2[28]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data_p2[30]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data_p2[31]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair109";
begin
  Q(0) <= \^q\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00FF0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(3),
      I1 => \ap_CS_fsm_reg[13]\(1),
      I2 => ap_reg_ioackin_gmem0_ARREADY,
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => gmem0_ARREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => gmem0_ARVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(3),
      I1 => \ap_CS_fsm_reg[13]\(1),
      I2 => ap_reg_ioackin_gmem0_ARREADY,
      O => gmem0_ARVALID
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => gmem0_ARREADY,
      I1 => ap_reg_ioackin_gmem0_ARREADY,
      I2 => \ap_CS_fsm_reg[13]\(3),
      I3 => \ap_CS_fsm_reg[13]\(2),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB000F0000"
    )
        port map (
      I0 => p_shl_cast_fu_430_p1(0),
      I1 => \i_reg_344_reg[1]\,
      I2 => gmem0_ARREADY,
      I3 => ap_reg_ioackin_gmem0_ARREADY,
      I4 => \ap_CS_fsm_reg[13]\(1),
      I5 => \ap_CS_fsm_reg[13]\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ap_reg_ioackin_gmem0_ARREADY,
      I1 => gmem0_ARREADY,
      I2 => \ap_CS_fsm_reg[13]\(3),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ap_reg_ioackin_gmem0_ARREADY,
      I1 => gmem0_ARREADY,
      I2 => \ap_CS_fsm_reg[13]\(1),
      O => ap_NS_fsm(1)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(0),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(0),
      O => \data_p1[0]_i_1_n_3\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(10),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(10),
      O => \data_p1[10]_i_1_n_3\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(11),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(11),
      O => \data_p1[11]_i_1_n_3\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(12),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(12),
      O => \data_p1[12]_i_1_n_3\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(13),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(13),
      O => \data_p1[13]_i_1_n_3\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(14),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(14),
      O => \data_p1[14]_i_1_n_3\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(15),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(15),
      O => \data_p1[15]_i_1_n_3\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(16),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(16),
      O => \data_p1[16]_i_1_n_3\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(17),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(17),
      O => \data_p1[17]_i_1_n_3\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(18),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(18),
      O => \data_p1[18]_i_1_n_3\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(19),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(19),
      O => \data_p1[19]_i_1_n_3\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(1),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(1),
      O => \data_p1[1]_i_1_n_3\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(20),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(20),
      O => \data_p1[20]_i_1_n_3\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(21),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(21),
      O => \data_p1[21]_i_1_n_3\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(22),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(22),
      O => \data_p1[22]_i_1_n_3\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(23),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(23),
      O => \data_p1[23]_i_1_n_3\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(24),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(24),
      O => \data_p1[24]_i_1_n_3\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(25),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(25),
      O => \data_p1[25]_i_1_n_3\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(26),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(26),
      O => \data_p1[26]_i_1_n_3\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(27),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(27),
      O => \data_p1[27]_i_1_n_3\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(28),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(28),
      O => \data_p1[28]_i_1_n_3\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(29),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(29),
      O => \data_p1[29]_i_1_n_3\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(2),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(2),
      O => \data_p1[2]_i_1_n_3\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(30),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(30),
      O => \data_p1[30]_i_1_n_3\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005400FF005454"
    )
        port map (
      I0 => ap_reg_ioackin_gmem0_ARREADY,
      I1 => \ap_CS_fsm_reg[13]\(1),
      I2 => \ap_CS_fsm_reg[13]\(3),
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(31),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(31),
      O => \data_p1[31]_i_2_n_3\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(3),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(3),
      O => \data_p1[3]_i_1_n_3\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(4),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(4),
      O => \data_p1[4]_i_1_n_3\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(5),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(5),
      O => \data_p1[5]_i_1_n_3\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(6),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(6),
      O => \data_p1[6]_i_1_n_3\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(7),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(7),
      O => \data_p1[7]_i_1_n_3\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(8),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(8),
      O => \data_p1[8]_i_1_n_3\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \gmem0_addr_1_reg_1214_reg[31]\(9),
      I4 => \ap_CS_fsm_reg[13]\(3),
      I5 => \gmem0_addr_reg_1144_reg[31]\(9),
      O => \data_p1[9]_i_1_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_3\,
      Q => \q_reg[31]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_3\,
      Q => \q_reg[31]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_3\,
      Q => \q_reg[31]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_3\,
      Q => \q_reg[31]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_3\,
      Q => \q_reg[31]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_3\,
      Q => \q_reg[31]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_3\,
      Q => \q_reg[31]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_3\,
      Q => \q_reg[31]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_3\,
      Q => \q_reg[31]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_3\,
      Q => \q_reg[31]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_3\,
      Q => \q_reg[31]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_3\,
      Q => \q_reg[31]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_3\,
      Q => \q_reg[31]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_3\,
      Q => \q_reg[31]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_3\,
      Q => \q_reg[31]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_3\,
      Q => \q_reg[31]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_3\,
      Q => \q_reg[31]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_3\,
      Q => \q_reg[31]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_3\,
      Q => \q_reg[31]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_3\,
      Q => \q_reg[31]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_3\,
      Q => \q_reg[31]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_3\,
      Q => \q_reg[31]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_3\,
      Q => \q_reg[31]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_3\,
      Q => \q_reg[31]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_3\,
      Q => \q_reg[31]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_3\,
      Q => \q_reg[31]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_3\,
      Q => \q_reg[31]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_3\,
      Q => \q_reg[31]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_3\,
      Q => \q_reg[31]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_3\,
      Q => \q_reg[31]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_3\,
      Q => \q_reg[31]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_3\,
      Q => \q_reg[31]\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(0),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(0),
      O => \data_p2[0]_i_1_n_3\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(10),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(10),
      O => \data_p2[10]_i_1_n_3\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(11),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(11),
      O => \data_p2[11]_i_1_n_3\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(12),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(12),
      O => \data_p2[12]_i_1_n_3\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(13),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(13),
      O => \data_p2[13]_i_1_n_3\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(14),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(14),
      O => \data_p2[14]_i_1_n_3\
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(15),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(15),
      O => \data_p2[15]_i_1_n_3\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(16),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(16),
      O => \data_p2[16]_i_1_n_3\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(17),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(17),
      O => \data_p2[17]_i_1_n_3\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(18),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(18),
      O => \data_p2[18]_i_1_n_3\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(19),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(19),
      O => \data_p2[19]_i_1_n_3\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(1),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(1),
      O => \data_p2[1]_i_1_n_3\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(20),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(20),
      O => \data_p2[20]_i_1_n_3\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(21),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(21),
      O => \data_p2[21]_i_1_n_3\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(22),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(22),
      O => \data_p2[22]_i_1_n_3\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(23),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(23),
      O => \data_p2[23]_i_1_n_3\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(24),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(24),
      O => \data_p2[24]_i_1_n_3\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(25),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(25),
      O => \data_p2[25]_i_1_n_3\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(26),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(26),
      O => \data_p2[26]_i_1_n_3\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(27),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(27),
      O => \data_p2[27]_i_1_n_3\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(28),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(28),
      O => \data_p2[28]_i_1_n_3\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(29),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(29),
      O => \data_p2[29]_i_1_n_3\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(2),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(2),
      O => \data_p2[2]_i_1_n_3\
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(30),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(30),
      O => \data_p2[30]_i_1_n_3\
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_reg_ioackin_gmem0_ARREADY,
      I1 => \ap_CS_fsm_reg[13]\(1),
      I2 => \ap_CS_fsm_reg[13]\(3),
      I3 => gmem0_ARREADY,
      O => load_p2
    );
\data_p2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(31),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(31),
      O => \data_p2[31]_i_2_n_3\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(3),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(3),
      O => \data_p2[3]_i_1_n_3\
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(4),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(4),
      O => \data_p2[4]_i_1_n_3\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(5),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(5),
      O => \data_p2[5]_i_1_n_3\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(6),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(6),
      O => \data_p2[6]_i_1_n_3\
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(7),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(7),
      O => \data_p2[7]_i_1__0_n_3\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(8),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(8),
      O => \data_p2[8]_i_1_n_3\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[31]\(9),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => \gmem0_addr_reg_1144_reg[31]\(9),
      O => \data_p2[9]_i_1_n_3\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1_n_3\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1_n_3\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1_n_3\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1_n_3\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1_n_3\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1_n_3\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1_n_3\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1_n_3\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1_n_3\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1_n_3\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1_n_3\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1_n_3\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1_n_3\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1_n_3\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1_n_3\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1_n_3\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1_n_3\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1_n_3\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1_n_3\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1_n_3\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1_n_3\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1_n_3\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1_n_3\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[30]_i_1_n_3\,
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[31]_i_2_n_3\,
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1_n_3\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1_n_3\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1_n_3\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1_n_3\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1__0_n_3\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1_n_3\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1_n_3\,
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => gmem0_ARREADY,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_3
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_3,
      Q => gmem0_ARREADY,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => gmem0_ARREADY,
      I1 => gmem0_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF5F5F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => \ap_CS_fsm_reg[13]\(3),
      I4 => \ap_CS_fsm_reg[13]\(1),
      I5 => ap_reg_ioackin_gmem0_ARREADY,
      O => \state[1]_i_1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_355_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_355_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem0_addr_read_reg_1169_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_0_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_0_ce1 : out STD_LOGIC;
    \val_reg_1457_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_1_2_reg_1391_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem0_addr_1_read_reg_1333_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \j_reg_355_reg[5]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_CS_fsm_state9 : in STD_LOGIC;
    \cols_assign_reg_377_reg[7]\ : in STD_LOGIC;
    \j_2_reg_1247_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    \j_2_reg_1247_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_2 : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    \cond_reg_1140_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg_0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    tmp_25_fu_1048_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_cond2_reg_1253_pp1_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[21]_i_2_n_3\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_2_n_3 : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter1_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal gmem0_RREADY : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \val_reg_1457[7]_i_3_n_3\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \cache_0_addr_reg_1159[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \j_reg_355[10]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_35_reg_1303[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \y_weight_1_2_reg_1391[10]_i_1\ : label is "soft_lutpair94";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp1_iter1_reg_0 <= \^ap_enable_reg_pp1_iter1_reg_0\;
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => gmem0_RREADY,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8000088880000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \ap_CS_fsm_reg[21]\(0),
      I2 => \ap_CS_fsm_reg[21]\(2),
      I3 => \tmp_16_reg_1243_reg[0]\,
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp1_iter0,
      O => gmem0_RREADY
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \tmp_16_reg_1243_reg[0]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[21]\(2),
      O => \^ap_enable_reg_pp1_iter1_reg_0\
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000022222222"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(2),
      I1 => \ap_CS_fsm[21]_i_2_n_3\,
      I2 => ap_enable_reg_pp1_iter1_reg_2,
      I3 => ap_enable_reg_pp1_iter0_reg,
      I4 => ap_enable_reg_pp1_iter2_reg_0,
      I5 => \ap_CS_fsm_reg[21]\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tmp_16_reg_1243_reg[0]\,
      I2 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[21]_i_2_n_3\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A800A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state9,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \ap_CS_fsm_reg[21]\(0),
      I5 => \j_reg_355_reg[5]\,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => \j_reg_355_reg[5]\,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg_0,
      I2 => ap_CS_fsm_state9,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      O => ap_enable_reg_pp0_iter2_reg
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0F0E0E0F0C0"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[7]\,
      I1 => \^ap_enable_reg_pp1_iter1_reg_0\,
      I2 => ap_enable_reg_pp1_iter1_i_2_n_3,
      I3 => \j_2_reg_1247_reg[7]\,
      I4 => ap_enable_reg_pp1_iter1_reg_1,
      I5 => \j_2_reg_1247_reg[0]\(0),
      O => ap_enable_reg_pp1_iter1_reg
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55A80000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(2),
      I1 => \^q\(0),
      I2 => \tmp_16_reg_1243_reg[0]\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_enable_reg_pp1_iter1_reg_2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_i_2_n_3
    );
ap_enable_reg_pp1_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBB88808888"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_2,
      I1 => \ap_CS_fsm_reg[21]\(2),
      I2 => \^q\(0),
      I3 => \tmp_16_reg_1243_reg[0]\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_enable_reg_pp1_iter2,
      O => ap_enable_reg_pp1_iter2_reg
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \bus_wide_gen.ready_for_data__0\
    );
\cache_0_addr_reg_1159[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \j_reg_355_reg[5]\,
      I1 => \ap_CS_fsm_reg[21]\(0),
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      O => E(0)
    );
\cache_0_addr_reg_1159_pp0_iter1_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(0),
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => \gmem0_addr_read_reg_1169_reg[0]\(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_3\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_3\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_3\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_3\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_3\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_3\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_3\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_3\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_3\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_3\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_3\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_3\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_3\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_3\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_3\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\j_reg_355[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FFFF00000000"
    )
        port map (
      I0 => \j_reg_355_reg[5]\,
      I1 => \ap_CS_fsm_reg[21]\(0),
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_state9,
      O => \j_reg_355_reg[0]_0\(0)
    );
\j_reg_355[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => \j_reg_355_reg[5]\,
      I1 => \ap_CS_fsm_reg[21]\(0),
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_enable_reg_pp0_iter0,
      O => \j_reg_355_reg[0]\(0)
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => cache_2_ce0,
      O => cache_0_ce0
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \cond_reg_1140_reg[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg_0,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \^q\(0),
      O => ram_reg(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => \tmp_16_reg_1243_reg[0]\,
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm_reg[21]\(2),
      I4 => p_27_in,
      O => cache_0_ce1
    );
ram_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => \cond_reg_1140_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \^q\(0),
      O => WEA(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_3\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => gmem0_RREADY,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_3\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => gmem0_RREADY,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1__0_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_3\,
      Q => state(1),
      S => SR(0)
    );
\tmp_35_reg_1303[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \tmp_16_reg_1243_reg[0]\,
      I1 => \ap_CS_fsm_reg[21]\(2),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \^q\(0),
      O => \gmem0_addr_1_read_reg_1333_reg[0]\(0)
    );
\val_reg_1457[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \val_reg_1457[7]_i_3_n_3\,
      I1 => tmp_25_fu_1048_p2(3),
      I2 => tmp_25_fu_1048_p2(4),
      I3 => tmp_25_fu_1048_p2(2),
      I4 => tmp_25_fu_1048_p2(1),
      I5 => tmp_25_fu_1048_p2(0),
      O => \val_reg_1457_reg[0]\(0)
    );
\val_reg_1457[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => or_cond2_reg_1253_pp1_iter2_reg,
      I1 => tmp_25_fu_1048_p2(5),
      I2 => \ap_CS_fsm_reg[21]\(2),
      I3 => \^q\(0),
      I4 => \tmp_16_reg_1243_reg[0]\,
      I5 => ap_enable_reg_pp1_iter0,
      O => \val_reg_1457[7]_i_3_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(2),
      I1 => \^q\(0),
      I2 => \tmp_16_reg_1243_reg[0]\,
      I3 => ap_enable_reg_pp1_iter0,
      O => \y_weight_1_2_reg_1391_reg[10]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer is
  port (
    data_valid : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_0_addr_2_reg_1259_reg[0]\ : out STD_LOGIC;
    \cols_assign_reg_377_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_2_ce0 : out STD_LOGIC;
    \j_2_reg_1247_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_cast_reg_1238_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_equal_gen.strb_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    \val_reg_1457_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \cols_assign_reg_377_reg[7]\ : in STD_LOGIC;
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC;
    s_ready_t_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY : in STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg : in STD_LOGIC;
    gmem1_AWREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    \tmp_11_t_reg_1220_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I_RVALID : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer is
  signal \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2_n_3\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg_0\ : STD_LOGIC;
  signal \^cache_0_addr_2_reg_1259_reg[0]\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[35]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \full_n_i_2__7_n_3\ : STD_LOGIC;
  signal \full_n_i_3__1_n_3\ : STD_LOGIC;
  signal gmem1_WREADY : STD_LOGIC;
  signal gmem1_WVALID : STD_LOGIC;
  signal \mem_reg_i_10__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_3\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 24 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \j_2_reg_1247[10]_i_1\ : label is "soft_lutpair155";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of \mem_reg_i_11__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ram_reg_i_26__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \show_ahead_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tmp_16_reg_1243[0]_i_1\ : label is "soft_lutpair155";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair180";
begin
  ap_enable_reg_pp1_iter0_reg_0 <= \^ap_enable_reg_pp1_iter0_reg_0\;
  \cache_0_addr_2_reg_1259_reg[0]\ <= \^cache_0_addr_2_reg_1259_reg[0]\;
  data_valid <= \^data_valid\;
  ram_reg <= \^ram_reg\;
\ap_CS_fsm[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => gmem1_WREADY,
      I3 => ap_enable_reg_pp1_iter3_reg,
      O => \ap_CS_fsm_reg[21]\
    );
\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000000070003030"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ap_enable_reg_pp1_iter0_reg_1,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2_n_3\,
      I4 => ap_enable_reg_pp1_iter3_reg,
      I5 => ap_enable_reg_pp1_iter1_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY,
      I1 => gmem1_WREADY,
      O => \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2_n_3\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00FA00EE00"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter0_reg_0\,
      I1 => \cols_assign_reg_377_reg[7]\,
      I2 => \j_2_reg_1247_reg[10]\,
      I3 => s_ready_t_reg,
      I4 => ap_enable_reg_pp1_iter1_reg,
      I5 => \tmp_16_reg_1243_reg[0]\,
      O => ap_enable_reg_pp1_iter0_reg
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3_reg,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => gmem1_WREADY,
      I3 => Q(1),
      O => \^ap_enable_reg_pp1_iter0_reg_0\
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_gmem1_WREADY,
      I2 => \^data_valid\,
      I3 => burst_valid,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \^data_valid\,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => burst_valid,
      O => \bus_equal_gen.len_cnt_reg[7]\(0)
    );
\cols_assign_reg_377[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000010000000"
    )
        port map (
      I0 => gmem1_WREADY,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => ap_enable_reg_pp1_iter3_reg,
      I3 => gmem1_AWREADY,
      I4 => Q(0),
      I5 => ap_enable_reg_pp1_iter1_reg_0,
      O => SR(0)
    );
\cols_assign_reg_377[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3_reg,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => gmem1_WREADY,
      I3 => Q(1),
      I4 => \tmp_16_reg_1243_reg[0]\,
      I5 => ap_enable_reg_pp1_iter1_reg,
      O => \cols_assign_reg_377_reg[0]\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_3\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_3\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_3\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_1_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(33),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(34),
      R => ap_rst_n_inv
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(35),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^data_valid\,
      I2 => m_axi_gmem1_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => burst_valid,
      O => \dout_valid_i_1__0_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_3\,
      Q => \^data_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => \empty_n_i_2__1_n_3\,
      I2 => pop,
      I3 => push,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(2),
      I3 => \empty_n_i_3__1_n_3\,
      O => \empty_n_i_2__1_n_3\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(4),
      O => \empty_n_i_3__1_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF55FFFD55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_3\,
      I2 => \full_n_i_3__1_n_3\,
      I3 => push,
      I4 => pop,
      I5 => gmem1_WREADY,
      O => \full_n_i_1__3_n_3\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(4),
      O => \full_n_i_2__7_n_3\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_3\,
      Q => gmem1_WREADY,
      R => '0'
    );
\j_2_reg_1247[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(1),
      I2 => gmem1_WREADY,
      I3 => ap_reg_ioackin_gmem1_WREADY,
      I4 => ap_enable_reg_pp1_iter3_reg,
      O => \j_2_reg_1247_reg[0]\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => \val_reg_1457_reg[7]\(7 downto 0),
      DIADI(7 downto 0) => \val_reg_1457_reg[7]\(7 downto 0),
      DIBDI(15 downto 8) => \val_reg_1457_reg[7]\(7 downto 0),
      DIBDI(7 downto 0) => \val_reg_1457_reg[7]\(7 downto 0),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => gmem1_WREADY,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => gmem1_WVALID,
      WEBWE(2) => gmem1_WVALID,
      WEBWE(1) => gmem1_WVALID,
      WEBWE(0) => gmem1_WVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => \mem_reg_i_10__0_n_3\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => \mem_reg_i_11__0_n_3\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \mem_reg_i_10__0_n_3\,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__0_n_3\,
      I2 => pop,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_11__0_n_3\,
      I2 => pop,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59599959AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^data_valid\,
      I2 => burst_valid,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_gmem1_WREADY,
      I5 => empty_n_reg_n_3,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp1_iter3_reg,
      I2 => ap_reg_ioackin_gmem1_WREADY,
      O => gmem1_WVALID
    );
\or_cond2_reg_1253[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080880000"
    )
        port map (
      I0 => \cols_assign_reg_377_reg[7]\,
      I1 => Q(1),
      I2 => \tmp_16_reg_1243_reg[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg,
      I4 => \^cache_0_addr_2_reg_1259_reg[0]\,
      I5 => ap_enable_reg_pp1_iter1_reg_1,
      O => E(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(0),
      Q => q_tmp(24),
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(1),
      Q => q_tmp(25),
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(2),
      Q => q_tmp(26),
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(3),
      Q => q_tmp(27),
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(4),
      Q => q_tmp(28),
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(5),
      Q => q_tmp(29),
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(6),
      Q => q_tmp(30),
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \val_reg_1457_reg[7]\(7),
      Q => q_tmp(31),
      R => ap_rst_n_inv
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => ap_rst_n_inv
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_3\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_3\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_3\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00AAAA"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => burst_valid,
      I4 => \^data_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_i_10__0_n_3\,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_3\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_3\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_3\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_3\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp_11_t_reg_1220_reg[1]\(1),
      I1 => \tmp_11_t_reg_1220_reg[1]\(0),
      I2 => \^ram_reg\,
      O => ram_reg_1(0)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888800000000"
    )
        port map (
      I0 => \^cache_0_addr_2_reg_1259_reg[0]\,
      I1 => Q(1),
      I2 => I_RVALID,
      I3 => \tmp_16_reg_1243_reg[0]\,
      I4 => Q(2),
      I5 => ap_enable_reg_pp1_iter0,
      O => cache_2_ce0
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \tmp_11_t_reg_1220_reg[1]\(0),
      I1 => \tmp_11_t_reg_1220_reg[1]\(1),
      I2 => \^ram_reg\,
      O => WEA(0)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tmp_11_t_reg_1220_reg[1]\(1),
      I1 => \tmp_11_t_reg_1220_reg[1]\(0),
      I2 => \^ram_reg\,
      O => WEBWE(0)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => gmem1_WREADY,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => ap_enable_reg_pp1_iter3_reg,
      O => \^cache_0_addr_2_reg_1259_reg[0]\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \tmp_11_t_reg_1220_reg[1]\(1),
      I1 => \tmp_11_t_reg_1220_reg[1]\(0),
      I2 => \^ram_reg\,
      O => ram_reg_0(0)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3_reg,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => gmem1_WREADY,
      I3 => Q(1),
      I4 => ap_enable_reg_pp1_iter1_reg,
      O => \^ram_reg\
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \empty_n_i_2__1_n_3\,
      I1 => push,
      I2 => \usedw_reg__0\(0),
      I3 => pop,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\tmp_16_reg_1243[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => Q(1),
      I1 => gmem1_WREADY,
      I2 => ap_reg_ioackin_gmem1_WREADY,
      I3 => ap_enable_reg_pp1_iter3_reg,
      O => \cols_assign_cast_reg_1238_reg[0]\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__0_n_3\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[4]_i_2__0_n_3\
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3__0_n_3\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4__0_n_3\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5__0_n_3\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655555555555555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => ap_reg_ioackin_gmem1_WREADY,
      I3 => ap_enable_reg_pp1_iter3_reg,
      I4 => Q(1),
      I5 => gmem1_WREADY,
      O => \usedw[4]_i_6_n_3\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => pop,
      I1 => gmem1_WREADY,
      I2 => Q(1),
      I3 => ap_enable_reg_pp1_iter3_reg,
      I4 => ap_reg_ioackin_gmem1_WREADY,
      O => \usedw[7]_i_1__0_n_3\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3_n_3\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4_n_3\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5__0_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw[0]_i_1__0_n_3\,
      Q => \usedw_reg__0\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[4]_i_1_n_10\,
      Q => \usedw_reg__0\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[4]_i_1_n_9\,
      Q => \usedw_reg__0\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[4]_i_1_n_8\,
      Q => \usedw_reg__0\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[4]_i_1_n_7\,
      Q => \usedw_reg__0\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_3\,
      CO(2) => \usedw_reg[4]_i_1_n_4\,
      CO(1) => \usedw_reg[4]_i_1_n_5\,
      CO(0) => \usedw_reg[4]_i_1_n_6\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => \usedw[4]_i_2__0_n_3\,
      O(3) => \usedw_reg[4]_i_1_n_7\,
      O(2) => \usedw_reg[4]_i_1_n_8\,
      O(1) => \usedw_reg[4]_i_1_n_9\,
      O(0) => \usedw_reg[4]_i_1_n_10\,
      S(3) => \usedw[4]_i_3__0_n_3\,
      S(2) => \usedw[4]_i_4__0_n_3\,
      S(1) => \usedw[4]_i_5__0_n_3\,
      S(0) => \usedw[4]_i_6_n_3\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[7]_i_2_n_10\,
      Q => \usedw_reg__0\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[7]_i_2_n_9\,
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_3\,
      D => \usedw_reg[7]_i_2_n_8\,
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_3\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_5\,
      CO(0) => \usedw_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_8\,
      O(1) => \usedw_reg[7]_i_2_n_9\,
      O(0) => \usedw_reg[7]_i_2_n_10\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_3\,
      S(1) => \usedw[7]_i_4_n_3\,
      S(0) => \usedw[7]_i_5__0_n_3\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_3\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_3\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_3\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_3\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_3\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_3\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_3\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_3\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY,
      I1 => ap_enable_reg_pp1_iter3_reg,
      I2 => Q(1),
      I3 => gmem1_WREADY,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_3\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_3\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_3\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_3\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_3\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_3\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_3\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_3\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_3\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_3\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\ is
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__1_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__2_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \full_n_i_2__8_n_3\ : STD_LOGIC;
  signal \full_n_i_3__2_n_3\ : STD_LOGIC;
  signal \^m_axi_gmem1_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_2_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_3\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair150";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem1_RREADY <= \^m_axi_gmem1_rready\;
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_3,
      O => \dout_valid_i_1__1_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_3\,
      Q => beat_valid,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__2_n_3\,
      I1 => \empty_n_i_3__2_n_3\,
      I2 => pop,
      I3 => m_axi_gmem1_RVALID,
      I4 => \^m_axi_gmem1_rready\,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(2),
      O => \empty_n_i_2__2_n_3\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(4),
      I3 => \usedw_reg__0\(1),
      O => \empty_n_i_3__2_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__8_n_3\,
      I2 => \full_n_i_3__2_n_3\,
      I3 => \^m_axi_gmem1_rready\,
      I4 => m_axi_gmem1_RVALID,
      I5 => pop,
      O => \full_n_i_1__4_n_3\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(4),
      I3 => \usedw_reg__0\(3),
      O => \full_n_i_2__8_n_3\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(0),
      I3 => \usedw_reg__0\(1),
      O => \full_n_i_3__2_n_3\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => beat_valid,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_3\,
      Q => \^m_axi_gmem1_rready\,
      R => '0'
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__1_n_3\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[4]_i_2_n_3\
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_3\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_3\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5_n_3\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => m_axi_gmem1_RVALID,
      I3 => \^m_axi_gmem1_rready\,
      O => \usedw[4]_i_6__0_n_3\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF700F700F700"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_3,
      I4 => \^m_axi_gmem1_rready\,
      I5 => m_axi_gmem1_RVALID,
      O => \usedw[7]_i_1__1_n_3\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3__0_n_3\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4__0_n_3\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw[0]_i_1__1_n_3\,
      Q => \usedw_reg__0\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[4]_i_1__0_n_10\,
      Q => \usedw_reg__0\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[4]_i_1__0_n_9\,
      Q => \usedw_reg__0\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[4]_i_1__0_n_8\,
      Q => \usedw_reg__0\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[4]_i_1__0_n_7\,
      Q => \usedw_reg__0\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_3\,
      CO(2) => \usedw_reg[4]_i_1__0_n_4\,
      CO(1) => \usedw_reg[4]_i_1__0_n_5\,
      CO(0) => \usedw_reg[4]_i_1__0_n_6\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => \usedw[4]_i_2_n_3\,
      O(3) => \usedw_reg[4]_i_1__0_n_7\,
      O(2) => \usedw_reg[4]_i_1__0_n_8\,
      O(1) => \usedw_reg[4]_i_1__0_n_9\,
      O(0) => \usedw_reg[4]_i_1__0_n_10\,
      S(3) => \usedw[4]_i_3_n_3\,
      S(2) => \usedw[4]_i_4_n_3\,
      S(1) => \usedw[4]_i_5_n_3\,
      S(0) => \usedw[4]_i_6__0_n_3\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[7]_i_2__0_n_10\,
      Q => \usedw_reg__0\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[7]_i_2__0_n_9\,
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_3\,
      D => \usedw_reg[7]_i_2__0_n_8\,
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_3\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__0_n_5\,
      CO(0) => \usedw_reg[7]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__0_n_8\,
      O(1) => \usedw_reg[7]_i_2__0_n_9\,
      O(0) => \usedw_reg[7]_i_2__0_n_10\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__0_n_3\,
      S(1) => \usedw[7]_i_4__0_n_3\,
      S(0) => \usedw[7]_i_5_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]\ : out STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_valid : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem1_WLAST : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_3\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_3\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[0]\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \full_n_i_2__5_n_3\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair183";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.awlen_buf_reg[0]\ <= \^could_multi_bursts.awlen_buf_reg[0]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => m_axi_gmem1_WLAST,
      I1 => \bus_equal_gen.WVALID_Dummy_reg\,
      I2 => m_axi_gmem1_WREADY,
      I3 => next_burst,
      O => \bus_equal_gen.WLAST_Dummy_reg\
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_3_n_3\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(7),
      I4 => Q(4),
      I5 => \bus_equal_gen.WLAST_Dummy_i_4_n_3\,
      O => next_burst
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \^q\(1),
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_3\
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF75FF"
    )
        port map (
      I0 => data_valid,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg\,
      I3 => \^burst_valid\,
      I4 => \bus_equal_gen.WLAST_Dummy_i_5_n_3\,
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_3\
    );
\bus_equal_gen.WLAST_Dummy_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(0),
      I1 => Q(0),
      I2 => \^q\(2),
      I3 => Q(2),
      I4 => \^q\(1),
      I5 => Q(1),
      O => \bus_equal_gen.WLAST_Dummy_i_5_n_3\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_3\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_3\,
      O => \^could_multi_bursts.awlen_buf_reg[0]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(8),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_3\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_3\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \empty_n_i_1__5_n_3\,
      I5 => data_vld_reg_n_3,
      O => \data_vld_i_1__2_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_3\,
      Q => data_vld_reg_n_3,
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      O => \empty_n_i_1__5_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__5_n_3\,
      D => data_vld_reg_n_3,
      Q => \^burst_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5DDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \full_n_i_2__5_n_3\,
      I3 => push,
      I4 => \empty_n_i_1__5_n_3\,
      I5 => data_vld_reg_n_3,
      O => \full_n_i_1__5_n_3\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      O => \full_n_i_2__5_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_3\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0FFF0F00E000"
    )
        port map (
      I0 => \pout_reg_n_3_[1]\,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \empty_n_i_1__5_n_3\,
      I3 => data_vld_reg_n_3,
      I4 => push,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7BFBF08084000"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_3,
      I2 => \empty_n_i_1__5_n_3\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[0]\,
      I5 => \pout_reg_n_3_[1]\,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_3,
      I2 => \empty_n_i_1__5_n_3\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[0]\,
      I5 => \pout_reg_n_3_[1]\,
      O => \pout[2]_i_1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__5_n_3\,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__5_n_3\,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__5_n_3\,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__5_n_3\,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    \end_addr_buf_reg[31]\ : out STD_LOGIC;
    invalid_len_event_reg_0 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    wreq_handling_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    last_sect_buf : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__3_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \full_n_i_2__6_n_3\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC;
  signal \^invalid_len_event_reg_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_2 : label is "soft_lutpair206";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair206";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  invalid_len_event_reg <= \^invalid_len_event_reg\;
  invalid_len_event_reg_0(33 downto 0) <= \^invalid_len_event_reg_0\(33 downto 0);
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => \^invalid_len_event_reg\,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => wreq_handling_reg_0,
      I4 => ap_rst_n,
      O => SR(0)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => data_vld_reg_n_3,
      I5 => wreq_handling_reg,
      O => \data_vld_i_1__3_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_3\,
      Q => data_vld_reg_n_3,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => data_vld_reg_n_3,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_inv
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      O => \end_addr_buf_reg[31]\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_3\,
      I2 => wreq_handling_reg,
      I3 => \^rs2f_wreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_3,
      O => \full_n_i_1__6_n_3\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      O => \full_n_i_2__6_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_3\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg_0\(33),
      O => S(1)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg_0\(32),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg_0\(31),
      O => \align_len_reg[10]\(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg_0\(30),
      O => \align_len_reg[10]\(0)
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^invalid_len_event_reg_0\(33),
      I1 => \^fifo_wreq_valid\,
      I2 => \^invalid_len_event_reg_0\(31),
      I3 => \^invalid_len_event_reg_0\(30),
      I4 => \^invalid_len_event_reg_0\(32),
      O => \^invalid_len_event_reg\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => \align_len_reg[31]_0\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(17),
      I1 => \sect_cnt_reg[19]\(17),
      I2 => \sect_cnt_reg[19]\(16),
      I3 => \end_addr_buf_reg[31]_0\(16),
      I4 => \sect_cnt_reg[19]\(15),
      I5 => \end_addr_buf_reg[31]_0\(15),
      O => \align_len_reg[31]_0\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(14),
      I1 => \sect_cnt_reg[19]\(14),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => \sect_cnt_reg[19]\(13),
      I5 => \end_addr_buf_reg[31]_0\(13),
      O => \align_len_reg[31]_0\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => \end_addr_buf_reg[31]_0\(9),
      I2 => \sect_cnt_reg[19]\(10),
      I3 => \end_addr_buf_reg[31]_0\(10),
      I4 => \end_addr_buf_reg[31]_0\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => \align_len_reg[31]\(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \end_addr_buf_reg[31]_0\(6),
      I2 => \sect_cnt_reg[19]\(7),
      I3 => \end_addr_buf_reg[31]_0\(7),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \align_len_reg[31]\(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(5),
      I1 => \sect_cnt_reg[19]\(5),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => \sect_cnt_reg[19]\(4),
      I5 => \end_addr_buf_reg[31]_0\(4),
      O => \align_len_reg[31]\(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \end_addr_buf_reg[31]_0\(0),
      I2 => \sect_cnt_reg[19]\(1),
      I3 => \end_addr_buf_reg[31]_0\(1),
      I4 => \end_addr_buf_reg[31]_0\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => \align_len_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_3\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_3\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_3\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_3\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_3\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_3\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_3\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_3\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_3\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_3\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_3\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_3\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_3\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_3\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_3\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_3\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_3\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][40]_srl5_n_3\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][41]_srl5_n_3\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_3\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_3\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_3\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_3\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => data_vld_reg_n_3,
      I2 => \pout_reg_n_3_[1]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => push,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => data_vld_reg_n_3,
      I5 => wreq_handling_reg,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => data_vld_reg_n_3,
      I5 => wreq_handling_reg,
      O => \pout[2]_i_1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][12]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][13]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][14]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][15]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][16]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][17]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][18]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][19]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][20]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][21]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][22]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][23]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][24]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][25]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][26]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][27]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][28]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][29]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(2),
      R => ap_rst_n_inv
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][39]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(30),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(3),
      R => ap_rst_n_inv
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][40]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(31),
      R => ap_rst_n_inv
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][41]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(32),
      R => ap_rst_n_inv
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][42]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(33),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][4]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][5]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][6]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][7]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \^invalid_len_event_reg_0\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => last_sect_buf,
      I3 => wreq_handling_reg_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2\ is
  port (
    rs2f_rreq_ack : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2\ is
  signal \full_n_i_1__9_n_3\ : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
begin
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\full_n_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => ap_rst_n,
      O => \full_n_i_1__9_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_3\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_buf : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_wreq : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    wreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \full_n_i_2__3_n_3\ : STD_LOGIC;
  signal \full_n_i_3__3_n_3\ : STD_LOGIC;
  signal \full_n_i_4__1_n_3\ : STD_LOGIC;
  signal \^last_sect_buf\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_3\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_4__0_n_3\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \data_vld_i_1__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \full_n_i_3__3\ : label is "soft_lutpair189";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair191";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  last_sect_buf <= \^last_sect_buf\;
  next_wreq <= \^next_wreq\;
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid,
      O => E(0)
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => \in\(0),
      I1 => \throttl_cnt_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I4 => ap_rst_n,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => \throttl_cnt_reg[5]\,
      I2 => fifo_resp_ready,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_burst_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^last_sect_buf\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \sect_len_buf_reg[7]\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__0_n_3\,
      I2 => data_vld_reg_n_3,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__4_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_3\,
      Q => data_vld_reg_n_3,
      R => ap_rst_n_inv
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__3_n_3\
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5DFFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \sect_len_buf_reg[7]\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_wreq_valid,
      O => \q_reg[0]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_3\,
      Q => need_wrsp,
      R => ap_rst_n_inv
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD5D5D"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \sect_len_buf_reg[7]\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => empty_n_reg_0,
      O => \^next_wreq\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBBB"
    )
        port map (
      I0 => \full_n_i_2__3_n_3\,
      I1 => ap_rst_n,
      I2 => fifo_resp_ready,
      I3 => \full_n_i_3__3_n_3\,
      I4 => \pout_reg__0\(1),
      I5 => \full_n_i_4__1_n_3\,
      O => \full_n_i_1__7_n_3\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => need_wrsp,
      I2 => next_resp,
      O => \full_n_i_2__3_n_3\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => \pout_reg__0\(0),
      O => \full_n_i_3__3_n_3\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(3),
      O => \full_n_i_4__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_3\,
      Q => fifo_resp_ready,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_3\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_0\,
      I1 => \sect_len_buf_reg[7]\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \in\(0),
      O => push
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_gmem1_BVALID,
      I4 => full_n_reg_0,
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_3\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_3\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F04BF0F0F00F"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(0),
      I5 => \^could_multi_bursts.next_loop\,
      O => \pout[2]_i_1__0_n_3\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => full_n_reg_0,
      O => push_0
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_3,
      I4 => \pout[3]_i_3__0_n_3\,
      O => \pout[3]_i_1__0_n_3\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout[3]_i_4__0_n_3\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_3\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_3\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_3,
      O => \pout[3]_i_4__0_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[0]_i_1__0_n_3\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[1]_i_1__0_n_3\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[2]_i_1__0_n_3\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[3]_i_2__0_n_3\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_inv
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => aw2b_bdata(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_3\,
      Q => aw2b_bdata(1),
      R => ap_rst_n_inv
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \start_addr_buf_reg[31]\(0),
      I1 => \^last_sect_buf\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \sect_len_buf_reg[7]\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      O => \^last_sect_buf\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => CO(0),
      I3 => \^last_sect_buf\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\ is
  port (
    m_axi_gmem1_BREADY : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rows_assign_reg_366_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_344_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\ is
  signal \data_vld_i_1__5_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \full_n_i_2__4_n_3\ : STD_LOGIC;
  signal \full_n_i_3__0_n_3\ : STD_LOGIC;
  signal full_n_i_4_n_3 : STD_LOGIC;
  signal gmem1_BVALID : STD_LOGIC;
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \empty_n_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \pout[2]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rows_assign_reg_366[10]_i_2\ : label is "soft_lutpair203";
begin
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => p_shl_cast_fu_430_p1(0),
      I1 => \i_reg_344_reg[1]\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => gmem1_BVALID,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => gmem1_BVALID,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg[25]\,
      O => ap_NS_fsm(1)
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \full_n_i_2__4_n_3\,
      I5 => data_vld_reg_n_3,
      O => \data_vld_i_1__5_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_3\,
      Q => data_vld_reg_n_3,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => Q(1),
      I2 => gmem1_BVALID,
      O => \empty_n_i_1__2_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_3\,
      Q => gmem1_BVALID,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__4_n_3\,
      I1 => ap_rst_n,
      I2 => \^m_axi_gmem1_bready\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \full_n_i_3__0_n_3\,
      I5 => full_n_i_4_n_3,
      O => \full_n_i_1__8_n_3\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => gmem1_BVALID,
      I2 => Q(1),
      O => \full_n_i_2__4_n_3\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      O => \full_n_i_3__0_n_3\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => push,
      I1 => Q(1),
      I2 => gmem1_BVALID,
      I3 => data_vld_reg_n_3,
      O => full_n_i_4_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_3\,
      Q => \^m_axi_gmem1_bready\,
      R => '0'
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[0]\,
      I5 => \pout_reg_n_3_[1]\,
      O => \pout[0]_i_1__1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[0]\,
      I5 => \pout_reg_n_3_[1]\,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[0]\,
      I5 => \pout_reg_n_3_[1]\,
      O => \pout[2]_i_1_n_3\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => gmem1_BVALID,
      O => pop0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\rows_assign_reg_366[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem1_BVALID,
      I1 => Q(1),
      O => \rows_assign_reg_366_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice is
  port (
    gmem1_AWREADY : out STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \gmem1_addr_reg_1208_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp1_iter3_i_2_n_3 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_3\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^gmem1_awready\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_3 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter3_i_2 : label is "soft_lutpair207";
begin
  E(0) <= \^e\(0);
  gmem1_AWREADY <= \^gmem1_awready\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AF80508"
    )
        port map (
      I0 => Q(0),
      I1 => \^gmem1_awready\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_wreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[18]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33AA0F"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => full_n_reg,
      I2 => ap_enable_reg_pp1_iter0_reg_0,
      I3 => Q(0),
      I4 => Q(1),
      O => ap_NS_fsm(1)
    );
ap_enable_reg_pp1_iter0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_reg
    );
ap_enable_reg_pp1_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000888888888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ap_enable_reg_pp1_iter3_reg_0,
      I3 => ap_enable_reg_pp1_iter3_i_2_n_3,
      I4 => ap_enable_reg_pp1_iter3_reg_1,
      I5 => ap_enable_reg_pp1_iter0_reg_0,
      O => ap_enable_reg_pp1_iter3_reg
    );
ap_enable_reg_pp1_iter3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => Q(0),
      O => ap_enable_reg_pp1_iter3_i_2_n_3
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__1_n_3\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__0_n_3\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__0_n_3\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__0_n_3\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__0_n_3\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__0_n_3\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__0_n_3\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__0_n_3\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__0_n_3\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__0_n_3\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__0_n_3\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__1_n_3\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__0_n_3\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__0_n_3\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__0_n_3\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__0_n_3\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__0_n_3\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__0_n_3\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__0_n_3\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__0_n_3\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__0_n_3\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => Q(0),
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_2_n_3\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__1_n_3\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__1_n_3\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__1_n_3\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__1_n_3\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__1_n_3\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__1_n_3\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__0_n_3\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[29]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__0_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_3\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_3\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_3\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_3\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_3\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_3\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_3\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_3\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_3\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_3\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_3\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_3\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_3\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_3\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_3\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_3\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_3\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_3\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_3\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_3\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_3\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_3\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_3\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_3\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_3\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_3\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_3\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_3\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_3\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_3\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gmem1_awready\,
      O => \^e\(0)
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \gmem1_addr_reg_1208_reg[29]\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \^gmem1_awready\,
      O => \s_ready_t_i_1__1_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_3\,
      Q => \^gmem1_awready\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => \^gmem1_awready\,
      I4 => Q(0),
      O => \state[0]_i_1__1_n_3\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => Q(0),
      I1 => state(1),
      I2 => \^state_reg[0]_0\(0),
      I3 => rs2f_wreq_ack,
      O => \state[1]_i_1__1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_3\,
      Q => \^state_reg[0]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_3\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3 is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3 : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3 is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \state__0\(1),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__2_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_3\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl is
  port (
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AWLEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.awlen_buf_reg[1]\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axi_gmem1_AWVALID_INST_0_i_1_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair245";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_gmem1_AWREADY,
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(7),
      I4 => \throttl_cnt_reg__0\(6),
      I5 => m_axi_gmem1_AWVALID_INST_0_i_1_n_3,
      O => \could_multi_bursts.loop_cnt_reg[0]\
    );
m_axi_gmem1_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(7),
      I4 => \throttl_cnt_reg__0\(6),
      I5 => m_axi_gmem1_AWVALID_INST_0_i_1_n_3,
      O => m_axi_gmem1_AWVALID
    );
m_axi_gmem1_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt_reg__0\(2),
      O => m_axi_gmem1_AWVALID_INST_0_i_1_n_3
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => AWLEN(0),
      I1 => \could_multi_bursts.awlen_buf_reg[1]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \throttl_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => AWLEN(1),
      I1 => \could_multi_bursts.awlen_buf_reg[1]\,
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \throttl_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt_reg__0\(4),
      I5 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => m_axi_gmem1_AWVALID_INST_0_i_1_n_3,
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => m_axi_gmem1_AWVALID_INST_0_i_1_n_3,
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(5),
      I2 => m_axi_gmem1_AWVALID_INST_0_i_1_n_3,
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(7),
      I5 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => m_axi_gmem1_AWVALID_INST_0_i_1_n_3,
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(7),
      I3 => \throttl_cnt_reg__0\(4),
      I4 => \throttl_cnt_reg__0\(5),
      O => \throttl_cnt_reg[7]_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \throttl_cnt_reg__0\(2),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \throttl_cnt_reg__0\(3),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \throttl_cnt_reg__0\(4),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \throttl_cnt_reg__0\(5),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => \throttl_cnt_reg__0\(6),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => \throttl_cnt_reg__0\(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    cache_0_ce0 : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem0_addr_1_read_reg_1333_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb is
begin
sobel_filter_cachbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0) => \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    cache_0_ce0 : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem0_addr_1_read_reg_1333_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cols_assign_reg_377_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \cols_assign_cast_reg_1238_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cache_0_addr_2_reg_1259_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cols_assign_cast_reg_1238_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0 : entity is "sobel_filter_cachbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0 is
begin
sobel_filter_cachbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[21]\(1 downto 0) => \ap_CS_fsm_reg[21]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      \cache_0_addr_2_reg_1259_reg[10]\(10 downto 0) => \cache_0_addr_2_reg_1259_reg[10]\(10 downto 0),
      \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(10 downto 0) => \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(10 downto 0),
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      \cols_assign_cast_reg_1238_reg[10]\(10 downto 0) => \cols_assign_cast_reg_1238_reg[10]\(10 downto 0),
      \cols_assign_cast_reg_1238_reg[4]\ => \cols_assign_cast_reg_1238_reg[4]\,
      \cols_assign_reg_377_reg[10]\(10 downto 0) => \cols_assign_reg_377_reg[10]\(10 downto 0),
      \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0) => \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0),
      \j_2_reg_1247_reg[10]\(10 downto 0) => \j_2_reg_1247_reg[10]\(10 downto 0),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp19_reg_1417_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_34_0_2_t_reg_1231 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_34_0_0_t_reg_1224 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe is
begin
sobel_filter_cachdEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      cache_0_ce1 => cache_0_ce1,
      cache_2_ce0 => cache_2_ce0,
      mux_1_0(7 downto 0) => mux_1_0(7 downto 0),
      p_27_in => p_27_in,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \tmp19_reg_1417_reg[7]\(3 downto 0) => \tmp19_reg_1417_reg[7]\(3 downto 0),
      tmp_34_0_0_t_reg_1224(0) => tmp_34_0_0_t_reg_1224(0),
      tmp_34_0_2_t_reg_1231(1 downto 0) => tmp_34_0_2_t_reg_1231(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1 is
  port (
    \tmp_39_reg_1406_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_1396_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_43_reg_1411_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_reg_1308_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_35_reg_1303_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_32_reg_1341_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_34_reg_1352_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_33_reg_1347_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp19_reg_1417_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp20_reg_1422_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    cache_0_ce1 : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_reg_377_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cols_assign_cast_reg_1238_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cols_assign_cast_reg_1238_reg[3]\ : in STD_LOGIC;
    \cols_assign_cast_reg_1238_reg[4]\ : in STD_LOGIC;
    \cols_assign_cast_reg_1238_reg[6]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    \cache_0_addr_2_reg_1259_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_34_0_0_t_reg_1224 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_1_load_2_reg_1365_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_34_0_2_t_reg_1231 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cache_0_load_2_reg_1358_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_1193 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_34_0_2_t_reg_1231_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1 : entity is "sobel_filter_cachdEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1 is
begin
sobel_filter_cachdEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOADO(7 downto 0) => \tmp_39_reg_1406_reg[7]\(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[21]\(1 downto 0) => \ap_CS_fsm_reg[21]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      \cache_0_addr_2_reg_1259_reg[10]\(10 downto 0) => \cache_0_addr_2_reg_1259_reg[10]\(10 downto 0),
      cache_0_ce1 => cache_0_ce1,
      \cache_0_load_2_reg_1358_reg[7]\(7 downto 0) => \cache_0_load_2_reg_1358_reg[7]\(7 downto 0),
      \cache_1_load_2_reg_1365_reg[7]\(7 downto 0) => \cache_1_load_2_reg_1365_reg[7]\(7 downto 0),
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_cast_reg_1238_reg[10]\(10 downto 0) => \cols_assign_cast_reg_1238_reg[10]\(10 downto 0),
      \cols_assign_cast_reg_1238_reg[3]\ => \cols_assign_cast_reg_1238_reg[3]\,
      \cols_assign_cast_reg_1238_reg[4]\ => \cols_assign_cast_reg_1238_reg[4]\,
      \cols_assign_cast_reg_1238_reg[6]\ => \cols_assign_cast_reg_1238_reg[6]\,
      \cols_assign_reg_377_reg[10]\(10 downto 0) => \cols_assign_reg_377_reg[10]\(10 downto 0),
      \j_2_reg_1247_reg[10]\(10 downto 0) => \j_2_reg_1247_reg[10]\(10 downto 0),
      p_27_in => p_27_in,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2(7 downto 0) => DOADO(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_5(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_6(7 downto 0) => ram_reg_4(7 downto 0),
      \tmp19_reg_1417_reg[8]\(8 downto 0) => \tmp19_reg_1417_reg[8]\(8 downto 0),
      \tmp20_reg_1422_reg[7]\(7 downto 0) => \tmp20_reg_1422_reg[7]\(7 downto 0),
      tmp_14_reg_1193(1 downto 0) => tmp_14_reg_1193(1 downto 0),
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg[0]\,
      \tmp_32_reg_1341_reg[7]\(7 downto 0) => \tmp_32_reg_1341_reg[7]\(7 downto 0),
      \tmp_33_reg_1347_reg[7]\(7 downto 0) => \tmp_33_reg_1347_reg[7]\(7 downto 0),
      tmp_34_0_0_t_reg_1224(0) => tmp_34_0_0_t_reg_1224(0),
      tmp_34_0_2_t_reg_1231(1 downto 0) => tmp_34_0_2_t_reg_1231(1 downto 0),
      \tmp_34_0_2_t_reg_1231_reg[1]\(3 downto 0) => \tmp_34_0_2_t_reg_1231_reg[1]\(3 downto 0),
      \tmp_34_reg_1352_reg[7]\(7 downto 0) => \tmp_34_reg_1352_reg[7]\(7 downto 0),
      \tmp_35_reg_1303_reg[7]\(7 downto 0) => \tmp_35_reg_1303_reg[7]\(7 downto 0),
      \tmp_36_reg_1308_reg[7]\(7 downto 0) => \tmp_36_reg_1308_reg[7]\(7 downto 0),
      \tmp_37_reg_1396_reg[7]\(7 downto 0) => \tmp_37_reg_1396_reg[7]\(7 downto 0),
      \tmp_43_reg_1411_reg[7]\(7 downto 0) => \tmp_43_reg_1411_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    rdata_valid : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_355_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_355_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem0_addr_read_reg_1169_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_0_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_0_ce1 : out STD_LOGIC;
    \val_reg_1457_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_1_2_reg_1391_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem0_addr_1_read_reg_1333_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RREADY : out STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \j_reg_355_reg[5]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_CS_fsm_state9 : in STD_LOGIC;
    \cols_assign_reg_377_reg[7]\ : in STD_LOGIC;
    \j_2_reg_1247_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_2 : in STD_LOGIC;
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_344_reg[1]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    \cond_reg_1140_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg_0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    tmp_25_fu_1048_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_cond2_reg_1253_pp1_iter2_reg : in STD_LOGIC;
    \gmem0_addr_1_reg_1214_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem0_addr_reg_1144_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal \align_len_reg_n_3_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_3\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_55 : STD_LOGIC;
  signal buff_rdata_n_56 : STD_LOGIC;
  signal buff_rdata_n_57 : STD_LOGIC;
  signal buff_rdata_n_58 : STD_LOGIC;
  signal buff_rdata_n_59 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_60 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \bus_wide_gen.data_buf01_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_n_6\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_3 : STD_LOGIC;
  signal end_addr_carry_i_2_n_3 : STD_LOGIC;
  signal end_addr_carry_i_3_n_3 : STD_LOGIC;
  signal end_addr_carry_i_4_n_3 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 42 downto 39 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_3 : STD_LOGIC;
  signal first_sect_carry_i_2_n_3 : STD_LOGIC;
  signal first_sect_carry_i_3_n_3 : STD_LOGIC;
  signal first_sect_carry_i_4_n_3 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem0_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_3\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair121";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair114";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair146";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  SR(0) <= \^sr\(0);
  m_axi_gmem0_ARADDR(29 downto 0) <= \^m_axi_gmem0_araddr\(29 downto 0);
  m_axi_gmem0_ARVALID <= \^m_axi_gmem0_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_align_len0_carry_CO_UNCONNECTED(3),
      CO(2) => align_len0_carry_n_4,
      CO(1) => align_len0_carry_n_5,
      CO(0) => align_len0_carry_n_6,
      CYINIT => fifo_rreq_data(39),
      DI(3) => '0',
      DI(2 downto 0) => fifo_rreq_data(42 downto 40),
      O(3) => align_len0(31),
      O(2 downto 0) => align_len0(10 downto 8),
      S(3) => '1',
      S(2) => fifo_rreq_n_26,
      S(1) => fifo_rreq_n_27,
      S(0) => fifo_rreq_n_28
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(10),
      Q => \align_len_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => '1',
      Q => \align_len_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(7),
      Q => \align_len_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(8),
      Q => \align_len_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(9),
      Q => \align_len_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[6]\,
      I1 => \start_addr_reg_n_3_[1]\,
      O => \beat_len_buf[1]_i_2_n_3\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[6]\,
      I1 => \start_addr_reg_n_3_[0]\,
      O => \beat_len_buf[1]_i_3_n_3\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_4\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_5\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_3_[6]\,
      DI(0) => \align_len_reg_n_3_[6]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_3_[6]\,
      S(2) => \align_len_reg_n_3_[6]\,
      S(1) => \beat_len_buf[1]_i_2_n_3\,
      S(0) => \beat_len_buf[1]_i_3_n_3\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_4\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_5\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_3_[7]\,
      S(2) => \align_len_reg_n_3_[6]\,
      S(1) => \align_len_reg_n_3_[6]\,
      S(0) => \align_len_reg_n_3_[6]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_4\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_5\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[10]\,
      S(1) => \align_len_reg_n_3_[9]\,
      S(0) => \align_len_reg_n_3_[8]\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(0) => usedw19_out,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_6,
      S(2) => buff_rdata_n_7,
      S(1) => buff_rdata_n_8,
      S(0) => buff_rdata_n_9,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[10]\ => buff_rdata_n_55,
      \bus_wide_gen.data_buf_reg[11]\ => buff_rdata_n_56,
      \bus_wide_gen.data_buf_reg[12]\ => buff_rdata_n_57,
      \bus_wide_gen.data_buf_reg[13]\ => buff_rdata_n_58,
      \bus_wide_gen.data_buf_reg[14]\ => buff_rdata_n_59,
      \bus_wide_gen.data_buf_reg[15]\ => buff_rdata_n_60,
      \bus_wide_gen.data_buf_reg[8]\ => buff_rdata_n_20,
      \bus_wide_gen.data_buf_reg[9]\ => buff_rdata_n_54,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      empty_n_reg_0(32) => data_pack(34),
      empty_n_reg_0(31) => buff_rdata_n_22,
      empty_n_reg_0(30) => buff_rdata_n_23,
      empty_n_reg_0(29) => buff_rdata_n_24,
      empty_n_reg_0(28) => buff_rdata_n_25,
      empty_n_reg_0(27) => buff_rdata_n_26,
      empty_n_reg_0(26) => buff_rdata_n_27,
      empty_n_reg_0(25) => buff_rdata_n_28,
      empty_n_reg_0(24) => buff_rdata_n_29,
      empty_n_reg_0(23) => buff_rdata_n_30,
      empty_n_reg_0(22) => buff_rdata_n_31,
      empty_n_reg_0(21) => buff_rdata_n_32,
      empty_n_reg_0(20) => buff_rdata_n_33,
      empty_n_reg_0(19) => buff_rdata_n_34,
      empty_n_reg_0(18) => buff_rdata_n_35,
      empty_n_reg_0(17) => buff_rdata_n_36,
      empty_n_reg_0(16) => buff_rdata_n_37,
      empty_n_reg_0(15) => buff_rdata_n_38,
      empty_n_reg_0(14) => buff_rdata_n_39,
      empty_n_reg_0(13) => buff_rdata_n_40,
      empty_n_reg_0(12) => buff_rdata_n_41,
      empty_n_reg_0(11) => buff_rdata_n_42,
      empty_n_reg_0(10) => buff_rdata_n_43,
      empty_n_reg_0(9) => buff_rdata_n_44,
      empty_n_reg_0(8) => buff_rdata_n_45,
      empty_n_reg_0(7) => buff_rdata_n_46,
      empty_n_reg_0(6) => buff_rdata_n_47,
      empty_n_reg_0(5) => buff_rdata_n_48,
      empty_n_reg_0(4) => buff_rdata_n_49,
      empty_n_reg_0(3) => buff_rdata_n_50,
      empty_n_reg_0(2) => buff_rdata_n_51,
      empty_n_reg_0(1) => buff_rdata_n_52,
      empty_n_reg_0(0) => buff_rdata_n_53,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      \q_reg[11]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_8\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_9\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_10\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_7,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_8,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_9,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_10,
      \usedw_reg[7]_0\(2) => buff_rdata_n_16,
      \usedw_reg[7]_0\(1) => buff_rdata_n_17,
      \usedw_reg[7]_0\(0) => buff_rdata_n_18
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_7\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_3_[24]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_3_[25]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_3_[26]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_3_[27]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_3_[28]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_3_[29]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_3_[30]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_3_[31]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo
     port map (
      D(23) => \bus_wide_gen.fifo_burst_n_7\,
      D(22) => \bus_wide_gen.fifo_burst_n_8\,
      D(21) => \bus_wide_gen.fifo_burst_n_9\,
      D(20) => \bus_wide_gen.fifo_burst_n_10\,
      D(19) => \bus_wide_gen.fifo_burst_n_11\,
      D(18) => \bus_wide_gen.fifo_burst_n_12\,
      D(17) => \bus_wide_gen.fifo_burst_n_13\,
      D(16) => \bus_wide_gen.fifo_burst_n_14\,
      D(15) => \bus_wide_gen.fifo_burst_n_15\,
      D(14) => \bus_wide_gen.fifo_burst_n_16\,
      D(13) => \bus_wide_gen.fifo_burst_n_17\,
      D(12) => \bus_wide_gen.fifo_burst_n_18\,
      D(11) => \bus_wide_gen.fifo_burst_n_19\,
      D(10) => \bus_wide_gen.fifo_burst_n_20\,
      D(9) => \bus_wide_gen.fifo_burst_n_21\,
      D(8) => \bus_wide_gen.fifo_burst_n_22\,
      D(7) => \bus_wide_gen.fifo_burst_n_23\,
      D(6) => \bus_wide_gen.fifo_burst_n_24\,
      D(5) => \bus_wide_gen.fifo_burst_n_25\,
      D(4) => \bus_wide_gen.fifo_burst_n_26\,
      D(3) => \bus_wide_gen.fifo_burst_n_27\,
      D(2) => \bus_wide_gen.fifo_burst_n_28\,
      D(1) => \bus_wide_gen.fifo_burst_n_29\,
      D(0) => \bus_wide_gen.fifo_burst_n_30\,
      Q(15) => \bus_wide_gen.data_buf_reg_n_3_[23]\,
      Q(14) => \bus_wide_gen.data_buf_reg_n_3_[22]\,
      Q(13) => \bus_wide_gen.data_buf_reg_n_3_[21]\,
      Q(12) => \bus_wide_gen.data_buf_reg_n_3_[20]\,
      Q(11) => \bus_wide_gen.data_buf_reg_n_3_[19]\,
      Q(10) => \bus_wide_gen.data_buf_reg_n_3_[18]\,
      Q(9) => \bus_wide_gen.data_buf_reg_n_3_[17]\,
      Q(8) => \bus_wide_gen.data_buf_reg_n_3_[16]\,
      Q(7) => \bus_wide_gen.data_buf_reg_n_3_[15]\,
      Q(6) => \bus_wide_gen.data_buf_reg_n_3_[14]\,
      Q(5) => \bus_wide_gen.data_buf_reg_n_3_[13]\,
      Q(4) => \bus_wide_gen.data_buf_reg_n_3_[12]\,
      Q(3) => \bus_wide_gen.data_buf_reg_n_3_[11]\,
      Q(2) => \bus_wide_gen.data_buf_reg_n_3_[10]\,
      Q(1) => \bus_wide_gen.data_buf_reg_n_3_[9]\,
      Q(0) => \bus_wide_gen.data_buf_reg_n_3_[8]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[23]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.fifo_burst_n_44\,
      \bus_wide_gen.data_buf_reg[24]_0\ => \bus_wide_gen.data_buf_reg_n_3_[24]\,
      \bus_wide_gen.data_buf_reg[25]\ => \bus_wide_gen.data_buf_reg_n_3_[25]\,
      \bus_wide_gen.data_buf_reg[26]\ => \bus_wide_gen.data_buf_reg_n_3_[26]\,
      \bus_wide_gen.data_buf_reg[27]\ => \bus_wide_gen.data_buf_reg_n_3_[27]\,
      \bus_wide_gen.data_buf_reg[28]\ => \bus_wide_gen.data_buf_reg_n_3_[28]\,
      \bus_wide_gen.data_buf_reg[29]\ => \bus_wide_gen.data_buf_reg_n_3_[29]\,
      \bus_wide_gen.data_buf_reg[30]\ => \bus_wide_gen.data_buf_reg_n_3_[30]\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_4\,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.data_buf_reg_n_3_[31]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_5\,
      \bus_wide_gen.len_cnt_reg[1]\ => fifo_rctl_n_14,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_46\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_39\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_38\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_45\,
      \could_multi_bursts.arlen_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_36\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_37\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_3\,
      data_vld_reg_0 => fifo_rctl_n_4,
      \dout_buf_reg[16]\ => buff_rdata_n_20,
      \dout_buf_reg[17]\ => buff_rdata_n_54,
      \dout_buf_reg[18]\ => buff_rdata_n_55,
      \dout_buf_reg[19]\ => buff_rdata_n_56,
      \dout_buf_reg[20]\ => buff_rdata_n_57,
      \dout_buf_reg[21]\ => buff_rdata_n_58,
      \dout_buf_reg[22]\ => buff_rdata_n_59,
      \dout_buf_reg[23]\ => buff_rdata_n_60,
      \dout_buf_reg[34]\(32) => data_pack(34),
      \dout_buf_reg[34]\(31) => buff_rdata_n_22,
      \dout_buf_reg[34]\(30) => buff_rdata_n_23,
      \dout_buf_reg[34]\(29) => buff_rdata_n_24,
      \dout_buf_reg[34]\(28) => buff_rdata_n_25,
      \dout_buf_reg[34]\(27) => buff_rdata_n_26,
      \dout_buf_reg[34]\(26) => buff_rdata_n_27,
      \dout_buf_reg[34]\(25) => buff_rdata_n_28,
      \dout_buf_reg[34]\(24) => buff_rdata_n_29,
      \dout_buf_reg[34]\(23) => buff_rdata_n_30,
      \dout_buf_reg[34]\(22) => buff_rdata_n_31,
      \dout_buf_reg[34]\(21) => buff_rdata_n_32,
      \dout_buf_reg[34]\(20) => buff_rdata_n_33,
      \dout_buf_reg[34]\(19) => buff_rdata_n_34,
      \dout_buf_reg[34]\(18) => buff_rdata_n_35,
      \dout_buf_reg[34]\(17) => buff_rdata_n_36,
      \dout_buf_reg[34]\(16) => buff_rdata_n_37,
      \dout_buf_reg[34]\(15) => buff_rdata_n_38,
      \dout_buf_reg[34]\(14) => buff_rdata_n_39,
      \dout_buf_reg[34]\(13) => buff_rdata_n_40,
      \dout_buf_reg[34]\(12) => buff_rdata_n_41,
      \dout_buf_reg[34]\(11) => buff_rdata_n_42,
      \dout_buf_reg[34]\(10) => buff_rdata_n_43,
      \dout_buf_reg[34]\(9) => buff_rdata_n_44,
      \dout_buf_reg[34]\(8) => buff_rdata_n_45,
      \dout_buf_reg[34]\(7) => buff_rdata_n_46,
      \dout_buf_reg[34]\(6) => buff_rdata_n_47,
      \dout_buf_reg[34]\(5) => buff_rdata_n_48,
      \dout_buf_reg[34]\(4) => buff_rdata_n_49,
      \dout_buf_reg[34]\(3) => buff_rdata_n_50,
      \dout_buf_reg[34]\(2) => buff_rdata_n_51,
      \dout_buf_reg[34]\(1) => buff_rdata_n_52,
      \dout_buf_reg[34]\(0) => buff_rdata_n_53,
      empty_n_reg_0 => fifo_rctl_n_5,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      pout17_out => pout17_out,
      push => push,
      rdata_ack_t => rdata_ack_t,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_3_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[9]\(9) => \sect_len_buf_reg_n_3_[9]\,
      \sect_len_buf_reg[9]\(8) => \sect_len_buf_reg_n_3_[8]\,
      \sect_len_buf_reg[9]\(7) => \sect_len_buf_reg_n_3_[7]\,
      \sect_len_buf_reg[9]\(6) => \sect_len_buf_reg_n_3_[6]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_3_[5]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_3_[4]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_3_[0]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_3\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_13,
      Q => \^m_axi_gmem0_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(2),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(0),
      I3 => \^arlen\(1),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(3),
      I1 => \^arlen\(3),
      I2 => \^arlen\(2),
      I3 => \^arlen\(0),
      I4 => \^arlen\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem0_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem0_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem0_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem0_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem0_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem0_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem0_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem0_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem0_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem0_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem0_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem0_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem0_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem0_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem0_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem0_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem0_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem0_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem0_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem0_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem0_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem0_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem0_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem0_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem0_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem0_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem0_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem0_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem0_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem0_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem0_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem0_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem0_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem0_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem0_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_10,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_3,
      CO(2) => end_addr_carry_n_4,
      CO(1) => end_addr_carry_n_5,
      CO(0) => end_addr_carry_n_6,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[3]\,
      DI(2) => \start_addr_reg_n_3_[2]\,
      DI(1) => \start_addr_reg_n_3_[1]\,
      DI(0) => \start_addr_reg_n_3_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_3,
      S(2) => end_addr_carry_i_2_n_3,
      S(1) => end_addr_carry_i_3_n_3,
      S(0) => end_addr_carry_i_4_n_3
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_3,
      CO(3) => \end_addr_carry__0_n_3\,
      CO(2) => \end_addr_carry__0_n_4\,
      CO(1) => \end_addr_carry__0_n_5\,
      CO(0) => \end_addr_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[7]\,
      DI(2) => \start_addr_reg_n_3_[6]\,
      DI(1) => \start_addr_reg_n_3_[5]\,
      DI(0) => \start_addr_reg_n_3_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_3\,
      S(2) => \end_addr_carry__0_i_2_n_3\,
      S(1) => \end_addr_carry__0_i_3_n_3\,
      S(0) => \end_addr_carry__0_i_4_n_3\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[7]\,
      I1 => \align_len_reg_n_3_[7]\,
      O => \end_addr_carry__0_i_1_n_3\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[6]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => \end_addr_carry__0_i_2_n_3\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[5]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => \end_addr_carry__0_i_3_n_3\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[4]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => \end_addr_carry__0_i_4_n_3\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_3\,
      CO(3) => \end_addr_carry__1_n_3\,
      CO(2) => \end_addr_carry__1_n_4\,
      CO(1) => \end_addr_carry__1_n_5\,
      CO(0) => \end_addr_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[11]\,
      DI(2) => \start_addr_reg_n_3_[10]\,
      DI(1) => \start_addr_reg_n_3_[9]\,
      DI(0) => \start_addr_reg_n_3_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_3\,
      S(2) => \end_addr_carry__1_i_2_n_3\,
      S(1) => \end_addr_carry__1_i_3_n_3\,
      S(0) => \end_addr_carry__1_i_4_n_3\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[11]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__1_i_1_n_3\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[10]\,
      I1 => \align_len_reg_n_3_[10]\,
      O => \end_addr_carry__1_i_2_n_3\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[9]\,
      I1 => \align_len_reg_n_3_[9]\,
      O => \end_addr_carry__1_i_3_n_3\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[8]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry__1_i_4_n_3\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_3\,
      CO(3) => \end_addr_carry__2_n_3\,
      CO(2) => \end_addr_carry__2_n_4\,
      CO(1) => \end_addr_carry__2_n_5\,
      CO(0) => \end_addr_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[15]\,
      DI(2) => \start_addr_reg_n_3_[14]\,
      DI(1) => \start_addr_reg_n_3_[13]\,
      DI(0) => \start_addr_reg_n_3_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_3\,
      S(2) => \end_addr_carry__2_i_2_n_3\,
      S(1) => \end_addr_carry__2_i_3_n_3\,
      S(0) => \end_addr_carry__2_i_4_n_3\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[15]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_1_n_3\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[14]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_2_n_3\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[13]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_3_n_3\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[12]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_4_n_3\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_3\,
      CO(3) => \end_addr_carry__3_n_3\,
      CO(2) => \end_addr_carry__3_n_4\,
      CO(1) => \end_addr_carry__3_n_5\,
      CO(0) => \end_addr_carry__3_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[19]\,
      DI(2) => \start_addr_reg_n_3_[18]\,
      DI(1) => \start_addr_reg_n_3_[17]\,
      DI(0) => \start_addr_reg_n_3_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_3\,
      S(2) => \end_addr_carry__3_i_2_n_3\,
      S(1) => \end_addr_carry__3_i_3_n_3\,
      S(0) => \end_addr_carry__3_i_4_n_3\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[19]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_1_n_3\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[18]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_2_n_3\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[17]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_3_n_3\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[16]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_4_n_3\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_3\,
      CO(3) => \end_addr_carry__4_n_3\,
      CO(2) => \end_addr_carry__4_n_4\,
      CO(1) => \end_addr_carry__4_n_5\,
      CO(0) => \end_addr_carry__4_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[23]\,
      DI(2) => \start_addr_reg_n_3_[22]\,
      DI(1) => \start_addr_reg_n_3_[21]\,
      DI(0) => \start_addr_reg_n_3_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_3\,
      S(2) => \end_addr_carry__4_i_2_n_3\,
      S(1) => \end_addr_carry__4_i_3_n_3\,
      S(0) => \end_addr_carry__4_i_4_n_3\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[23]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_1_n_3\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[22]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_2_n_3\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[21]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_3_n_3\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[20]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_4_n_3\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_3\,
      CO(3) => \end_addr_carry__5_n_3\,
      CO(2) => \end_addr_carry__5_n_4\,
      CO(1) => \end_addr_carry__5_n_5\,
      CO(0) => \end_addr_carry__5_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[27]\,
      DI(2) => \start_addr_reg_n_3_[26]\,
      DI(1) => \start_addr_reg_n_3_[25]\,
      DI(0) => \start_addr_reg_n_3_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_3\,
      S(2) => \end_addr_carry__5_i_2_n_3\,
      S(1) => \end_addr_carry__5_i_3_n_3\,
      S(0) => \end_addr_carry__5_i_4_n_3\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[27]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_1_n_3\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[26]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_2_n_3\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[25]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_3_n_3\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[24]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_4_n_3\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_3\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_4\,
      CO(1) => \end_addr_carry__6_n_5\,
      CO(0) => \end_addr_carry__6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_3_[30]\,
      DI(1) => \start_addr_reg_n_3_[29]\,
      DI(0) => \start_addr_reg_n_3_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_3\,
      S(2) => \end_addr_carry__6_i_2_n_3\,
      S(1) => \end_addr_carry__6_i_3_n_3\,
      S(0) => \end_addr_carry__6_i_4_n_3\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[31]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__6_i_1_n_3\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[30]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__6_i_2_n_3\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[29]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__6_i_3_n_3\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[28]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__6_i_4_n_3\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[3]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => end_addr_carry_i_1_n_3
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[2]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => end_addr_carry_i_2_n_3
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[1]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => end_addr_carry_i_3_n_3
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[0]\,
      I1 => \align_len_reg_n_3_[6]\,
      O => end_addr_carry_i_4_n_3
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\
     port map (
      CO(0) => first_sect,
      E(0) => align_len,
      Q(1) => \end_addr_buf_reg_n_3_[1]\,
      Q(0) => \end_addr_buf_reg_n_3_[0]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => fifo_rctl_n_14,
      \bus_wide_gen.len_cnt_reg[3]\(3 downto 0) => \bus_wide_gen.len_cnt_reg__0\(3 downto 0),
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_13,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.loop_cnt_reg[0]\(0) => fifo_rctl_n_6,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_10,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_3\,
      data_vld_reg_0 => fifo_rctl_n_4,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_5,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_3,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      p_20_in => p_20_in,
      pop0 => pop0,
      pout17_out => pout17_out,
      push => push,
      rreq_handling_reg => fifo_rctl_n_17,
      rreq_handling_reg_0 => rreq_handling_reg_n_3,
      \sect_addr_buf_reg[0]\(0) => fifo_rctl_n_8,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_end_buf_reg[0]\ => fifo_rctl_n_12,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[1]\ => fifo_rctl_n_11,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_37\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_36\
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\
     port map (
      D(19) => fifo_rreq_n_6,
      D(18) => fifo_rreq_n_7,
      D(17) => fifo_rreq_n_8,
      D(16) => fifo_rreq_n_9,
      D(15) => fifo_rreq_n_10,
      D(14) => fifo_rreq_n_11,
      D(13) => fifo_rreq_n_12,
      D(12) => fifo_rreq_n_13,
      D(11) => fifo_rreq_n_14,
      D(10) => fifo_rreq_n_15,
      D(9) => fifo_rreq_n_16,
      D(8) => fifo_rreq_n_17,
      D(7) => fifo_rreq_n_18,
      D(6) => fifo_rreq_n_19,
      D(5) => fifo_rreq_n_20,
      D(4) => fifo_rreq_n_21,
      D(3) => fifo_rreq_n_22,
      D(2) => fifo_rreq_n_23,
      D(1) => fifo_rreq_n_24,
      D(0) => fifo_rreq_n_25,
      E(0) => fifo_rreq_n_74,
      Q(19) => \start_addr_reg_n_3_[31]\,
      Q(18) => \start_addr_reg_n_3_[30]\,
      Q(17) => \start_addr_reg_n_3_[29]\,
      Q(16) => \start_addr_reg_n_3_[28]\,
      Q(15) => \start_addr_reg_n_3_[27]\,
      Q(14) => \start_addr_reg_n_3_[26]\,
      Q(13) => \start_addr_reg_n_3_[25]\,
      Q(12) => \start_addr_reg_n_3_[24]\,
      Q(11) => \start_addr_reg_n_3_[23]\,
      Q(10) => \start_addr_reg_n_3_[22]\,
      Q(9) => \start_addr_reg_n_3_[21]\,
      Q(8) => \start_addr_reg_n_3_[20]\,
      Q(7) => \start_addr_reg_n_3_[19]\,
      Q(6) => \start_addr_reg_n_3_[18]\,
      Q(5) => \start_addr_reg_n_3_[17]\,
      Q(4) => \start_addr_reg_n_3_[16]\,
      Q(3) => \start_addr_reg_n_3_[15]\,
      Q(2) => \start_addr_reg_n_3_[14]\,
      Q(1) => \start_addr_reg_n_3_[13]\,
      Q(0) => \start_addr_reg_n_3_[12]\,
      S(2) => fifo_rreq_n_26,
      S(1) => fifo_rreq_n_27,
      S(0) => fifo_rreq_n_28,
      SR(0) => \^sr\(0),
      \align_len_reg[7]\(0) => align_len0(7),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(3) => fifo_rreq_n_66,
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_67,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_68,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_69,
      \end_addr_buf_reg[31]_0\(2) => fifo_rreq_n_70,
      \end_addr_buf_reg[31]_0\(1) => fifo_rreq_n_71,
      \end_addr_buf_reg[31]_0\(0) => fifo_rreq_n_72,
      \end_addr_buf_reg[31]_1\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_3,
      invalid_len_event0 => invalid_len_event0,
      invalid_len_event_reg(35 downto 32) => fifo_rreq_data(42 downto 39),
      invalid_len_event_reg(31) => fifo_rreq_n_33,
      invalid_len_event_reg(30) => fifo_rreq_n_34,
      invalid_len_event_reg(29) => fifo_rreq_n_35,
      invalid_len_event_reg(28) => fifo_rreq_n_36,
      invalid_len_event_reg(27) => fifo_rreq_n_37,
      invalid_len_event_reg(26) => fifo_rreq_n_38,
      invalid_len_event_reg(25) => fifo_rreq_n_39,
      invalid_len_event_reg(24) => fifo_rreq_n_40,
      invalid_len_event_reg(23) => fifo_rreq_n_41,
      invalid_len_event_reg(22) => fifo_rreq_n_42,
      invalid_len_event_reg(21) => fifo_rreq_n_43,
      invalid_len_event_reg(20) => fifo_rreq_n_44,
      invalid_len_event_reg(19) => fifo_rreq_n_45,
      invalid_len_event_reg(18) => fifo_rreq_n_46,
      invalid_len_event_reg(17) => fifo_rreq_n_47,
      invalid_len_event_reg(16) => fifo_rreq_n_48,
      invalid_len_event_reg(15) => fifo_rreq_n_49,
      invalid_len_event_reg(14) => fifo_rreq_n_50,
      invalid_len_event_reg(13) => fifo_rreq_n_51,
      invalid_len_event_reg(12) => fifo_rreq_n_52,
      invalid_len_event_reg(11) => fifo_rreq_n_53,
      invalid_len_event_reg(10) => fifo_rreq_n_54,
      invalid_len_event_reg(9) => fifo_rreq_n_55,
      invalid_len_event_reg(8) => fifo_rreq_n_56,
      invalid_len_event_reg(7) => fifo_rreq_n_57,
      invalid_len_event_reg(6) => fifo_rreq_n_58,
      invalid_len_event_reg(5) => fifo_rreq_n_59,
      invalid_len_event_reg(4) => fifo_rreq_n_60,
      invalid_len_event_reg(3) => fifo_rreq_n_61,
      invalid_len_event_reg(2) => fifo_rreq_n_62,
      invalid_len_event_reg(1) => fifo_rreq_n_63,
      invalid_len_event_reg(0) => fifo_rreq_n_64,
      next_rreq => next_rreq,
      p_20_in => p_20_in,
      pop0 => pop0,
      rreq_handling_reg => rreq_handling_reg_n_3,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_3_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_3_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_3_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_3_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_3_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_3_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_3_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_3_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_3_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_3_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_3_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_3_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_3_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_3_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_3_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_3_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_3_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_3_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_3_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_3_[0]\,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_3,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_3,
      S(2) => first_sect_carry_i_2_n_3,
      S(1) => first_sect_carry_i_3_n_3,
      S(0) => first_sect_carry_i_4_n_3
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_3\,
      S(1) => \first_sect_carry__0_i_2_n_3\,
      S(0) => \first_sect_carry__0_i_3_n_3\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[18]\,
      I1 => p_0_in_0(18),
      I2 => p_0_in_0(19),
      I3 => \sect_cnt_reg_n_3_[19]\,
      O => \first_sect_carry__0_i_1_n_3\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_3_[17]\,
      I5 => p_0_in_0(17),
      O => \first_sect_carry__0_i_2_n_3\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in_0(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_3_[14]\,
      I5 => p_0_in_0(14),
      O => \first_sect_carry__0_i_3_n_3\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in_0(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_3_[11]\,
      I5 => p_0_in_0(11),
      O => first_sect_carry_i_1_n_3
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in_0(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_3_[8]\,
      I5 => p_0_in_0(8),
      O => first_sect_carry_i_2_n_3
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in_0(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_3_[5]\,
      I5 => p_0_in_0(5),
      O => first_sect_carry_i_3_n_3
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in_0(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_3_[2]\,
      I5 => p_0_in_0(2),
      O => first_sect_carry_i_4_n_3
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_66,
      S(2) => fifo_rreq_n_67,
      S(1) => fifo_rreq_n_68,
      S(0) => fifo_rreq_n_69
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_70,
      S(1) => fifo_rreq_n_71,
      S(0) => fifo_rreq_n_72
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_rdata_n_6,
      S(2) => buff_rdata_n_7,
      S(1) => buff_rdata_n_8,
      S(0) => buff_rdata_n_9
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_rdata_n_16,
      S(1) => buff_rdata_n_17,
      S(0) => buff_rdata_n_18
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_17,
      Q => rreq_handling_reg_n_3,
      R => \^sr\(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\
     port map (
      E(0) => E(0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(0) => rdata_valid,
      SR(0) => \^sr\(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[21]\(2 downto 1) => \ap_CS_fsm_reg[21]\(6 downto 5),
      \ap_CS_fsm_reg[21]\(0) => \ap_CS_fsm_reg[21]\(2),
      ap_CS_fsm_state9 => ap_CS_fsm_state9,
      ap_NS_fsm(0) => ap_NS_fsm(4),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter1_reg_1 => ap_enable_reg_pp1_iter1_reg_1,
      ap_enable_reg_pp1_iter1_reg_2 => ap_enable_reg_pp1_iter1_reg_2,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg => ap_enable_reg_pp1_iter2_reg,
      ap_enable_reg_pp1_iter2_reg_0 => ap_enable_reg_pp1_iter2_reg_0,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_3_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_3_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_3_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_3_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_3_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_3_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_3_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_3_[0]\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_reg_377_reg[7]\ => \cols_assign_reg_377_reg[7]\,
      \cond_reg_1140_reg[0]\ => \cond_reg_1140_reg[0]\,
      \gmem0_addr_1_read_reg_1333_reg[0]\(0) => \gmem0_addr_1_read_reg_1333_reg[0]\(0),
      \gmem0_addr_read_reg_1169_reg[0]\(0) => \gmem0_addr_read_reg_1169_reg[0]\(0),
      \j_2_reg_1247_reg[0]\(0) => Q(0),
      \j_2_reg_1247_reg[7]\ => \j_2_reg_1247_reg[7]\,
      \j_reg_355_reg[0]\(0) => \j_reg_355_reg[0]\(0),
      \j_reg_355_reg[0]_0\(0) => \j_reg_355_reg[0]_0\(0),
      \j_reg_355_reg[5]\ => \j_reg_355_reg[5]\,
      or_cond2_reg_1253_pp1_iter2_reg => or_cond2_reg_1253_pp1_iter2_reg,
      p_27_in => p_27_in,
      ram_reg(0) => ram_reg(0),
      rdata_ack_t => rdata_ack_t,
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg[0]\,
      tmp_25_fu_1048_p2(5 downto 0) => tmp_25_fu_1048_p2(5 downto 0),
      \val_reg_1457_reg[0]\(0) => \val_reg_1457_reg[0]\(0),
      \y_weight_1_2_reg_1391_reg[10]\(0) => \y_weight_1_2_reg_1391_reg[10]\(0)
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4
     port map (
      Q(0) => rs2f_rreq_valid,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[13]\(3 downto 2) => \ap_CS_fsm_reg[21]\(4 downto 3),
      \ap_CS_fsm_reg[13]\(1 downto 0) => \ap_CS_fsm_reg[21]\(1 downto 0),
      ap_NS_fsm(3 downto 0) => ap_NS_fsm(3 downto 0),
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem0_ARREADY => ap_reg_ioackin_gmem0_ARREADY,
      \gmem0_addr_1_reg_1214_reg[31]\(31 downto 0) => \gmem0_addr_1_reg_1214_reg[31]\(31 downto 0),
      \gmem0_addr_reg_1144_reg[31]\(31 downto 0) => \gmem0_addr_reg_1144_reg[31]\(31 downto 0),
      \i_reg_344_reg[1]\ => \i_reg_344_reg[1]\,
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(0),
      \q_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_3_[0]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_3_[1]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_rctl_n_8
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_6,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_12,
      Q => \sect_end_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_11,
      Q => \sect_end_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_3_[2]\,
      I2 => \end_addr_buf_reg_n_3_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_3\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_3_[3]\,
      I2 => \end_addr_buf_reg_n_3_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_3\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_3_[4]\,
      I2 => \end_addr_buf_reg_n_3_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_3\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_3_[5]\,
      I2 => \end_addr_buf_reg_n_3_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_3\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_3_[6]\,
      I2 => \end_addr_buf_reg_n_3_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_3\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_3_[7]\,
      I2 => \end_addr_buf_reg_n_3_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_3\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_3_[8]\,
      I2 => \end_addr_buf_reg_n_3_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_3\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_3_[9]\,
      I2 => \end_addr_buf_reg_n_3_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_3\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_3_[10]\,
      I2 => \end_addr_buf_reg_n_3_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_3\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_3_[11]\,
      I2 => \end_addr_buf_reg_n_3_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_3\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[0]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[1]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[2]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[3]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[4]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[5]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[6]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[7]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[8]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[9]_i_2_n_3\,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[0]\,
      Q => \start_addr_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[10]\,
      Q => \start_addr_buf_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[11]\,
      Q => \start_addr_buf_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[12]\,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[13]\,
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[14]\,
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[15]\,
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[16]\,
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[17]\,
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[18]\,
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[19]\,
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[1]\,
      Q => \start_addr_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[20]\,
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[21]\,
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[22]\,
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[23]\,
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[24]\,
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[25]\,
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[26]\,
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[27]\,
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[28]\,
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[29]\,
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[2]\,
      Q => \start_addr_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[30]\,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[31]\,
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[3]\,
      Q => \start_addr_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[4]\,
      Q => \start_addr_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[5]\,
      Q => \start_addr_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[6]\,
      Q => \start_addr_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[7]\,
      Q => \start_addr_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[8]\,
      Q => \start_addr_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[9]\,
      Q => \start_addr_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_3_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write is
begin
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read is
  signal buff_rdata_n_4 : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_4,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_4,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      R => ap_rst_n_inv
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      rs2f_rreq_ack => rs2f_rreq_ack
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      rdata_ack_t => rdata_ack_t
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      rs2f_rreq_ack => rs2f_rreq_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write is
  port (
    m_axi_gmem1_BREADY : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WLAST : out STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_reg_377_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_2_ce0 : out STD_LOGIC;
    \j_2_reg_1247_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_cast_reg_1238_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rows_assign_reg_366_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem1_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttl_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \val_reg_1457_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : in STD_LOGIC;
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_344_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cols_assign_reg_377_reg[7]\ : in STD_LOGIC;
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    \tmp_11_t_reg_1220_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : in STD_LOGIC;
    \throttl_cnt_reg[5]\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    \gmem1_addr_reg_1208_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \align_len0_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len_reg_n_3_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[9]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_5 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_56 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_3\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_3\ : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_14 : STD_LOGIC;
  signal fifo_resp_n_15 : STD_LOGIC;
  signal fifo_resp_n_16 : STD_LOGIC;
  signal fifo_resp_n_17 : STD_LOGIC;
  signal fifo_resp_n_18 : STD_LOGIC;
  signal fifo_resp_n_19 : STD_LOGIC;
  signal fifo_resp_n_20 : STD_LOGIC;
  signal fifo_resp_n_21 : STD_LOGIC;
  signal fifo_resp_n_22 : STD_LOGIC;
  signal fifo_resp_n_23 : STD_LOGIC;
  signal fifo_resp_n_24 : STD_LOGIC;
  signal fifo_resp_n_25 : STD_LOGIC;
  signal fifo_resp_n_26 : STD_LOGIC;
  signal fifo_resp_n_27 : STD_LOGIC;
  signal fifo_resp_n_28 : STD_LOGIC;
  signal fifo_resp_n_29 : STD_LOGIC;
  signal fifo_resp_n_3 : STD_LOGIC;
  signal fifo_resp_n_30 : STD_LOGIC;
  signal fifo_resp_n_34 : STD_LOGIC;
  signal fifo_resp_n_35 : STD_LOGIC;
  signal fifo_resp_n_36 : STD_LOGIC;
  signal fifo_resp_n_5 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_n_9 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 42 downto 39 );
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal gmem1_AWREADY : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem1_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal \^m_axi_gmem1_wlast\ : STD_LOGIC;
  signal \^m_axi_gmem1_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_30_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal rs_wreq_n_5 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_3\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal \^throttl_cnt_reg[7]_0\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_3 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair216";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair209";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair242";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair211";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  m_axi_gmem1_AWADDR(29 downto 0) <= \^m_axi_gmem1_awaddr\(29 downto 0);
  \m_axi_gmem1_AWLEN[3]\(3 downto 0) <= \^m_axi_gmem1_awlen[3]\(3 downto 0);
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
  m_axi_gmem1_WLAST <= \^m_axi_gmem1_wlast\;
  m_axi_gmem1_WVALID <= \^m_axi_gmem1_wvalid\;
  \throttl_cnt_reg[7]_0\ <= \^throttl_cnt_reg[7]_0\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_3\,
      CO(2) => \align_len0_inferred__1/i__carry_n_4\,
      CO(1) => \align_len0_inferred__1/i__carry_n_5\,
      CO(0) => \align_len0_inferred__1/i__carry_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(40 downto 39),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => align_len0(10 downto 8),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_44,
      S(2) => fifo_wreq_n_45,
      S(1 downto 0) => B"11"
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_3\,
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry__0_n_5\,
      CO(0) => \align_len0_inferred__1/i__carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_wreq_data(42 downto 41),
      O(3) => \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\(3),
      O(2) => align_len0(31),
      O(1 downto 0) => align_len0(12 downto 11),
      S(3 downto 2) => B"01",
      S(1) => fifo_wreq_n_42,
      S(0) => fifo_wreq_n_43
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => align_len0(10),
      Q => \align_len_reg_n_3_[10]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => align_len0(11),
      Q => \align_len_reg_n_3_[11]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => align_len0(12),
      Q => \align_len_reg_n_3_[12]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => align_len0(31),
      Q => \align_len_reg_n_3_[31]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => align_len0(8),
      Q => \align_len_reg_n_3_[8]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => align_len0(9),
      Q => \align_len_reg_n_3_[9]\,
      R => fifo_wreq_n_5
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[8]\,
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[9]\,
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[10]\,
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[11]\,
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer
     port map (
      E(0) => E(0),
      I_RVALID => I_RVALID,
      Q(2 downto 0) => Q(3 downto 1),
      SR(0) => SR(0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      ap_NS_fsm(0) => ap_NS_fsm(3),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter0_reg_0 => buff_wdata_n_5,
      ap_enable_reg_pp1_iter0_reg_1 => ap_enable_reg_pp1_iter0_reg_1,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter1_reg_1 => ap_enable_reg_pp1_iter1_reg_1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3_reg => ap_enable_reg_pp1_iter3_reg_0,
      ap_reg_ioackin_gmem1_WREADY => ap_reg_ioackin_gmem1_WREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_21,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \^m_axi_gmem1_wvalid\,
      \bus_equal_gen.len_cnt_reg[7]\(0) => p_30_in,
      \bus_equal_gen.strb_buf_reg[3]\(35 downto 32) => tmp_strb(3 downto 0),
      \bus_equal_gen.strb_buf_reg[3]\(31) => buff_wdata_n_26,
      \bus_equal_gen.strb_buf_reg[3]\(30) => buff_wdata_n_27,
      \bus_equal_gen.strb_buf_reg[3]\(29) => buff_wdata_n_28,
      \bus_equal_gen.strb_buf_reg[3]\(28) => buff_wdata_n_29,
      \bus_equal_gen.strb_buf_reg[3]\(27) => buff_wdata_n_30,
      \bus_equal_gen.strb_buf_reg[3]\(26) => buff_wdata_n_31,
      \bus_equal_gen.strb_buf_reg[3]\(25) => buff_wdata_n_32,
      \bus_equal_gen.strb_buf_reg[3]\(24) => buff_wdata_n_33,
      \bus_equal_gen.strb_buf_reg[3]\(23) => buff_wdata_n_34,
      \bus_equal_gen.strb_buf_reg[3]\(22) => buff_wdata_n_35,
      \bus_equal_gen.strb_buf_reg[3]\(21) => buff_wdata_n_36,
      \bus_equal_gen.strb_buf_reg[3]\(20) => buff_wdata_n_37,
      \bus_equal_gen.strb_buf_reg[3]\(19) => buff_wdata_n_38,
      \bus_equal_gen.strb_buf_reg[3]\(18) => buff_wdata_n_39,
      \bus_equal_gen.strb_buf_reg[3]\(17) => buff_wdata_n_40,
      \bus_equal_gen.strb_buf_reg[3]\(16) => buff_wdata_n_41,
      \bus_equal_gen.strb_buf_reg[3]\(15) => buff_wdata_n_42,
      \bus_equal_gen.strb_buf_reg[3]\(14) => buff_wdata_n_43,
      \bus_equal_gen.strb_buf_reg[3]\(13) => buff_wdata_n_44,
      \bus_equal_gen.strb_buf_reg[3]\(12) => buff_wdata_n_45,
      \bus_equal_gen.strb_buf_reg[3]\(11) => buff_wdata_n_46,
      \bus_equal_gen.strb_buf_reg[3]\(10) => buff_wdata_n_47,
      \bus_equal_gen.strb_buf_reg[3]\(9) => buff_wdata_n_48,
      \bus_equal_gen.strb_buf_reg[3]\(8) => buff_wdata_n_49,
      \bus_equal_gen.strb_buf_reg[3]\(7) => buff_wdata_n_50,
      \bus_equal_gen.strb_buf_reg[3]\(6) => buff_wdata_n_51,
      \bus_equal_gen.strb_buf_reg[3]\(5) => buff_wdata_n_52,
      \bus_equal_gen.strb_buf_reg[3]\(4) => buff_wdata_n_53,
      \bus_equal_gen.strb_buf_reg[3]\(3) => buff_wdata_n_54,
      \bus_equal_gen.strb_buf_reg[3]\(2) => buff_wdata_n_55,
      \bus_equal_gen.strb_buf_reg[3]\(1) => buff_wdata_n_56,
      \bus_equal_gen.strb_buf_reg[3]\(0) => buff_wdata_n_57,
      \cache_0_addr_2_reg_1259_reg[0]\ => buff_wdata_n_10,
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_cast_reg_1238_reg[0]\(0) => \cols_assign_cast_reg_1238_reg[0]\(0),
      \cols_assign_reg_377_reg[0]\(0) => \cols_assign_reg_377_reg[0]\(0),
      \cols_assign_reg_377_reg[7]\ => \cols_assign_reg_377_reg[7]\,
      data_valid => data_valid,
      gmem1_AWREADY => gmem1_AWREADY,
      \j_2_reg_1247_reg[0]\(0) => \j_2_reg_1247_reg[0]\(0),
      \j_2_reg_1247_reg[10]\ => \j_2_reg_1247_reg[10]\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      ram_reg => ram_reg,
      ram_reg_0(0) => ram_reg_0(0),
      ram_reg_1(0) => ram_reg_1(0),
      s_ready_t_reg => rs_wreq_n_5,
      \tmp_11_t_reg_1220_reg[1]\(1 downto 0) => \tmp_11_t_reg_1220_reg[1]\(1 downto 0),
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg[0]\,
      \val_reg_1457_reg[7]\(7 downto 0) => \val_reg_1457_reg[7]\(7 downto 0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_11\,
      Q => \^m_axi_gmem1_wlast\,
      R => ap_rst_n_inv
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_21,
      Q => \^m_axi_gmem1_wvalid\,
      R => ap_rst_n_inv
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_57,
      Q => m_axi_gmem1_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_47,
      Q => m_axi_gmem1_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_46,
      Q => m_axi_gmem1_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_45,
      Q => m_axi_gmem1_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_gmem1_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_gmem1_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_gmem1_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_gmem1_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_gmem1_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_gmem1_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_gmem1_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_56,
      Q => m_axi_gmem1_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_gmem1_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_gmem1_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_gmem1_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_gmem1_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_gmem1_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_gmem1_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_31,
      Q => m_axi_gmem1_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_30,
      Q => m_axi_gmem1_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_29,
      Q => m_axi_gmem1_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_28,
      Q => m_axi_gmem1_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_55,
      Q => m_axi_gmem1_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_27,
      Q => m_axi_gmem1_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_26,
      Q => m_axi_gmem1_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_54,
      Q => m_axi_gmem1_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_53,
      Q => m_axi_gmem1_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_52,
      Q => m_axi_gmem1_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_51,
      Q => m_axi_gmem1_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_50,
      Q => m_axi_gmem1_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_49,
      Q => m_axi_gmem1_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_48,
      Q => m_axi_gmem1_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo
     port map (
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => \bus_equal_gen.fifo_burst_n_5\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.fifo_burst_n_11\,
      \bus_equal_gen.WVALID_Dummy_reg\ => \^m_axi_gmem1_wvalid\,
      \could_multi_bursts.awlen_buf_reg[0]\ => \bus_equal_gen.fifo_burst_n_10\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      data_valid => data_valid,
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      m_axi_gmem1_WLAST => \^m_axi_gmem1_wlast\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      push => push_0,
      \sect_len_buf_reg[9]\(9 downto 4) => sect_len_buf(9 downto 4),
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_3_[0]\
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(4),
      I1 => \bus_equal_gen.len_cnt_reg__0\(2),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_3\,
      O => \p_0_in__1\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_3\,
      I2 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_3\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_5\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_gmem1_WSTRB(0),
      R => ap_rst_n_inv
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_gmem1_WSTRB(1),
      R => ap_rst_n_inv
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_gmem1_WSTRB(2),
      R => ap_rst_n_inv
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_gmem1_WSTRB(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_9,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(2),
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(1),
      I1 => \^m_axi_gmem1_awlen[3]\(1),
      I2 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(0),
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(4),
      I1 => \^m_axi_gmem1_awlen[3]\(2),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(0),
      I4 => \^m_axi_gmem1_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(3),
      I1 => \^m_axi_gmem1_awlen[3]\(2),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(0),
      I4 => \^m_axi_gmem1_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_3\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem1_awaddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem1_awaddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem1_awaddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem1_awaddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem1_awaddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem1_awaddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem1_awaddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem1_awaddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem1_awaddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem1_awaddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem1_awaddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem1_awaddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem1_awaddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem1_awaddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem1_awaddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem1_awaddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem1_awaddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem1_awaddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem1_awaddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem1_awaddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem1_awaddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem1_awaddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem1_awaddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem1_awaddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem1_awaddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem1_awaddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem1_awaddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem1_awaddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem1_awaddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem1_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem1_awaddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^m_axi_gmem1_awlen[3]\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^m_axi_gmem1_awlen[3]\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^m_axi_gmem1_awlen[3]\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^m_axi_gmem1_awlen[3]\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_36,
      Q => \could_multi_bursts.last_sect_buf_reg_n_3\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_resp_n_3
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_35,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => ap_rst_n_inv
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[2]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_3,
      CO(2) => end_addr_carry_n_4,
      CO(1) => end_addr_carry_n_5,
      CO(0) => end_addr_carry_n_6,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[5]\,
      DI(2) => \start_addr_reg_n_3_[4]\,
      DI(1) => \start_addr_reg_n_3_[3]\,
      DI(0) => \start_addr_reg_n_3_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_3\,
      S(2) => \end_addr_carry_i_2__0_n_3\,
      S(1) => \end_addr_carry_i_3__0_n_3\,
      S(0) => \end_addr_carry_i_4__0_n_3\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_3,
      CO(3) => \end_addr_carry__0_n_3\,
      CO(2) => \end_addr_carry__0_n_4\,
      CO(1) => \end_addr_carry__0_n_5\,
      CO(0) => \end_addr_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[9]\,
      DI(2) => \start_addr_reg_n_3_[8]\,
      DI(1) => \start_addr_reg_n_3_[7]\,
      DI(0) => \start_addr_reg_n_3_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_carry__0_i_1__0_n_3\,
      S(2) => \end_addr_carry__0_i_2__0_n_3\,
      S(1) => \end_addr_carry__0_i_3__0_n_3\,
      S(0) => \end_addr_carry__0_i_4__0_n_3\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[9]\,
      I1 => \align_len_reg_n_3_[9]\,
      O => \end_addr_carry__0_i_1__0_n_3\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[8]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry__0_i_2__0_n_3\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[7]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry__0_i_3__0_n_3\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[6]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry__0_i_4__0_n_3\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_3\,
      CO(3) => \end_addr_carry__1_n_3\,
      CO(2) => \end_addr_carry__1_n_4\,
      CO(1) => \end_addr_carry__1_n_5\,
      CO(0) => \end_addr_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[13]\,
      DI(2) => \start_addr_reg_n_3_[12]\,
      DI(1) => \start_addr_reg_n_3_[11]\,
      DI(0) => \start_addr_reg_n_3_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_carry__1_i_1__0_n_3\,
      S(2) => \end_addr_carry__1_i_2__0_n_3\,
      S(1) => \end_addr_carry__1_i_3__0_n_3\,
      S(0) => \end_addr_carry__1_i_4__0_n_3\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[13]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__1_i_1__0_n_3\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[12]\,
      I1 => \align_len_reg_n_3_[12]\,
      O => \end_addr_carry__1_i_2__0_n_3\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[11]\,
      I1 => \align_len_reg_n_3_[11]\,
      O => \end_addr_carry__1_i_3__0_n_3\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[10]\,
      I1 => \align_len_reg_n_3_[10]\,
      O => \end_addr_carry__1_i_4__0_n_3\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_3\,
      CO(3) => \end_addr_carry__2_n_3\,
      CO(2) => \end_addr_carry__2_n_4\,
      CO(1) => \end_addr_carry__2_n_5\,
      CO(0) => \end_addr_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[17]\,
      DI(2) => \start_addr_reg_n_3_[16]\,
      DI(1) => \start_addr_reg_n_3_[15]\,
      DI(0) => \start_addr_reg_n_3_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_carry__2_i_1__0_n_3\,
      S(2) => \end_addr_carry__2_i_2__0_n_3\,
      S(1) => \end_addr_carry__2_i_3__0_n_3\,
      S(0) => \end_addr_carry__2_i_4__0_n_3\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[17]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_1__0_n_3\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[16]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_2__0_n_3\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[15]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_3__0_n_3\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[14]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__2_i_4__0_n_3\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_3\,
      CO(3) => \end_addr_carry__3_n_3\,
      CO(2) => \end_addr_carry__3_n_4\,
      CO(1) => \end_addr_carry__3_n_5\,
      CO(0) => \end_addr_carry__3_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[21]\,
      DI(2) => \start_addr_reg_n_3_[20]\,
      DI(1) => \start_addr_reg_n_3_[19]\,
      DI(0) => \start_addr_reg_n_3_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_carry__3_i_1__0_n_3\,
      S(2) => \end_addr_carry__3_i_2__0_n_3\,
      S(1) => \end_addr_carry__3_i_3__0_n_3\,
      S(0) => \end_addr_carry__3_i_4__0_n_3\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[21]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_1__0_n_3\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[20]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_2__0_n_3\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[19]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_3__0_n_3\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[18]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__3_i_4__0_n_3\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_3\,
      CO(3) => \end_addr_carry__4_n_3\,
      CO(2) => \end_addr_carry__4_n_4\,
      CO(1) => \end_addr_carry__4_n_5\,
      CO(0) => \end_addr_carry__4_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[25]\,
      DI(2) => \start_addr_reg_n_3_[24]\,
      DI(1) => \start_addr_reg_n_3_[23]\,
      DI(0) => \start_addr_reg_n_3_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_carry__4_i_1__0_n_3\,
      S(2) => \end_addr_carry__4_i_2__0_n_3\,
      S(1) => \end_addr_carry__4_i_3__0_n_3\,
      S(0) => \end_addr_carry__4_i_4__0_n_3\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[25]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_1__0_n_3\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[24]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_2__0_n_3\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[23]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_3__0_n_3\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[22]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__4_i_4__0_n_3\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_3\,
      CO(3) => \end_addr_carry__5_n_3\,
      CO(2) => \end_addr_carry__5_n_4\,
      CO(1) => \end_addr_carry__5_n_5\,
      CO(0) => \end_addr_carry__5_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[29]\,
      DI(2) => \start_addr_reg_n_3_[28]\,
      DI(1) => \start_addr_reg_n_3_[27]\,
      DI(0) => \start_addr_reg_n_3_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_carry__5_i_1__0_n_3\,
      S(2) => \end_addr_carry__5_i_2__0_n_3\,
      S(1) => \end_addr_carry__5_i_3__0_n_3\,
      S(0) => \end_addr_carry__5_i_4__0_n_3\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[29]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_1__0_n_3\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[28]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_2__0_n_3\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[27]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_3__0_n_3\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[26]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__5_i_4__0_n_3\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_3\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_3_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__0_n_3\,
      S(0) => \end_addr_carry__6_i_2__0_n_3\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[31]\,
      I1 => \start_addr_reg_n_3_[31]\,
      O => \end_addr_carry__6_i_1__0_n_3\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[30]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_carry__6_i_2__0_n_3\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[5]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry_i_1__0_n_3\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[4]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry_i_2__0_n_3\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[3]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry_i_3__0_n_3\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[2]\,
      I1 => \align_len_reg_n_3_[8]\,
      O => \end_addr_carry_i_4__0_n_3\
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_resp_n_11,
      D(18) => fifo_resp_n_12,
      D(17) => fifo_resp_n_13,
      D(16) => fifo_resp_n_14,
      D(15) => fifo_resp_n_15,
      D(14) => fifo_resp_n_16,
      D(13) => fifo_resp_n_17,
      D(12) => fifo_resp_n_18,
      D(11) => fifo_resp_n_19,
      D(10) => fifo_resp_n_20,
      D(9) => fifo_resp_n_21,
      D(8) => fifo_resp_n_22,
      D(7) => fifo_resp_n_23,
      D(6) => fifo_resp_n_24,
      D(5) => fifo_resp_n_25,
      D(4) => fifo_resp_n_26,
      D(3) => fifo_resp_n_27,
      D(2) => fifo_resp_n_28,
      D(1) => fifo_resp_n_29,
      D(0) => fifo_resp_n_30,
      E(0) => fifo_resp_n_7,
      Q(19) => \start_addr_reg_n_3_[31]\,
      Q(18) => \start_addr_reg_n_3_[30]\,
      Q(17) => \start_addr_reg_n_3_[29]\,
      Q(16) => \start_addr_reg_n_3_[28]\,
      Q(15) => \start_addr_reg_n_3_[27]\,
      Q(14) => \start_addr_reg_n_3_[26]\,
      Q(13) => \start_addr_reg_n_3_[25]\,
      Q(12) => \start_addr_reg_n_3_[24]\,
      Q(11) => \start_addr_reg_n_3_[23]\,
      Q(10) => \start_addr_reg_n_3_[22]\,
      Q(9) => \start_addr_reg_n_3_[21]\,
      Q(8) => \start_addr_reg_n_3_[20]\,
      Q(7) => \start_addr_reg_n_3_[19]\,
      Q(6) => \start_addr_reg_n_3_[18]\,
      Q(5) => \start_addr_reg_n_3_[17]\,
      Q(4) => \start_addr_reg_n_3_[16]\,
      Q(3) => \start_addr_reg_n_3_[15]\,
      Q(2) => \start_addr_reg_n_3_[14]\,
      Q(1) => \start_addr_reg_n_3_[13]\,
      Q(0) => \start_addr_reg_n_3_[12]\,
      SR(0) => fifo_resp_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_9,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => \^awvalid_dummy\,
      \could_multi_bursts.last_sect_buf_reg\ => fifo_resp_n_36,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_3\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_35,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_3\,
      empty_n_reg_0 => fifo_wreq_n_7,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_3,
      full_n_reg_0 => \^m_axi_gmem1_bready\,
      \in\(0) => invalid_len_event_reg2,
      last_sect_buf => last_sect_buf,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_wreq => next_wreq,
      push => push_0,
      push_0 => push,
      \q_reg[0]_0\ => fifo_resp_n_5,
      \sect_addr_buf_reg[2]\(0) => fifo_resp_n_8,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_len_buf_reg[7]\ => \bus_equal_gen.fifo_burst_n_10\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \throttl_cnt_reg[5]\ => \throttl_cnt_reg[5]\,
      wreq_handling_reg => fifo_resp_n_34,
      wreq_handling_reg_0 => wreq_handling_reg_n_3
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\
     port map (
      Q(1) => Q(4),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      ap_NS_fsm(1) => ap_NS_fsm(4),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_reg_344_reg[1]\ => \i_reg_344_reg[1]\,
      m_axi_gmem1_BREADY => \^m_axi_gmem1_bready\,
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(0),
      push => push,
      \rows_assign_reg_366_reg[0]\(0) => \rows_assign_reg_366_reg[0]\(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_wreq_n_53,
      Q(0) => rs2f_wreq_valid,
      S(1) => fifo_wreq_n_42,
      S(0) => fifo_wreq_n_43,
      SR(0) => fifo_wreq_n_5,
      \align_len_reg[10]\(1) => fifo_wreq_n_44,
      \align_len_reg[10]\(0) => fifo_wreq_n_45,
      \align_len_reg[31]\(3) => fifo_wreq_n_46,
      \align_len_reg[31]\(2) => fifo_wreq_n_47,
      \align_len_reg[31]\(1) => fifo_wreq_n_48,
      \align_len_reg[31]\(0) => fifo_wreq_n_49,
      \align_len_reg[31]_0\(2) => fifo_wreq_n_50,
      \align_len_reg[31]_0\(1) => fifo_wreq_n_51,
      \align_len_reg[31]_0\(0) => fifo_wreq_n_52,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[29]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \end_addr_buf_reg[31]\ => fifo_wreq_n_7,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_3,
      invalid_len_event_reg => fifo_wreq_n_6,
      invalid_len_event_reg_0(33 downto 30) => fifo_wreq_data(42 downto 39),
      invalid_len_event_reg_0(29) => fifo_wreq_n_12,
      invalid_len_event_reg_0(28) => fifo_wreq_n_13,
      invalid_len_event_reg_0(27) => fifo_wreq_n_14,
      invalid_len_event_reg_0(26) => fifo_wreq_n_15,
      invalid_len_event_reg_0(25) => fifo_wreq_n_16,
      invalid_len_event_reg_0(24) => fifo_wreq_n_17,
      invalid_len_event_reg_0(23) => fifo_wreq_n_18,
      invalid_len_event_reg_0(22) => fifo_wreq_n_19,
      invalid_len_event_reg_0(21) => fifo_wreq_n_20,
      invalid_len_event_reg_0(20) => fifo_wreq_n_21,
      invalid_len_event_reg_0(19) => fifo_wreq_n_22,
      invalid_len_event_reg_0(18) => fifo_wreq_n_23,
      invalid_len_event_reg_0(17) => fifo_wreq_n_24,
      invalid_len_event_reg_0(16) => fifo_wreq_n_25,
      invalid_len_event_reg_0(15) => fifo_wreq_n_26,
      invalid_len_event_reg_0(14) => fifo_wreq_n_27,
      invalid_len_event_reg_0(13) => fifo_wreq_n_28,
      invalid_len_event_reg_0(12) => fifo_wreq_n_29,
      invalid_len_event_reg_0(11) => fifo_wreq_n_30,
      invalid_len_event_reg_0(10) => fifo_wreq_n_31,
      invalid_len_event_reg_0(9) => fifo_wreq_n_32,
      invalid_len_event_reg_0(8) => fifo_wreq_n_33,
      invalid_len_event_reg_0(7) => fifo_wreq_n_34,
      invalid_len_event_reg_0(6) => fifo_wreq_n_35,
      invalid_len_event_reg_0(5) => fifo_wreq_n_36,
      invalid_len_event_reg_0(4) => fifo_wreq_n_37,
      invalid_len_event_reg_0(3) => fifo_wreq_n_38,
      invalid_len_event_reg_0(2) => fifo_wreq_n_39,
      invalid_len_event_reg_0(1) => fifo_wreq_n_40,
      invalid_len_event_reg_0(0) => fifo_wreq_n_41,
      last_sect_buf => last_sect_buf,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[19]\(19 downto 0) => sect_cnt(19 downto 0),
      wreq_handling_reg => fifo_resp_n_5,
      wreq_handling_reg_0 => wreq_handling_reg_n_3
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_3,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_3\,
      S(2) => \first_sect_carry_i_2__0_n_3\,
      S(1) => \first_sect_carry_i_3__0_n_3\,
      S(0) => \first_sect_carry_i_4__0_n_3\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_3\,
      S(1) => \first_sect_carry__0_i_2__0_n_3\,
      S(0) => \first_sect_carry__0_i_3__0_n_3\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => sect_cnt(19),
      I2 => start_addr_buf(30),
      I3 => sect_cnt(18),
      O => \first_sect_carry__0_i_1__0_n_3\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => sect_cnt(17),
      I2 => sect_cnt(15),
      I3 => start_addr_buf(27),
      I4 => sect_cnt(16),
      I5 => start_addr_buf(28),
      O => \first_sect_carry__0_i_2__0_n_3\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => sect_cnt(14),
      I2 => sect_cnt(12),
      I3 => start_addr_buf(24),
      I4 => sect_cnt(13),
      I5 => start_addr_buf(25),
      O => \first_sect_carry__0_i_3__0_n_3\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(11),
      I1 => start_addr_buf(23),
      I2 => sect_cnt(9),
      I3 => start_addr_buf(21),
      I4 => start_addr_buf(22),
      I5 => sect_cnt(10),
      O => \first_sect_carry_i_1__0_n_3\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(8),
      I1 => start_addr_buf(20),
      I2 => sect_cnt(6),
      I3 => start_addr_buf(18),
      I4 => start_addr_buf(19),
      I5 => sect_cnt(7),
      O => \first_sect_carry_i_2__0_n_3\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => sect_cnt(5),
      I2 => sect_cnt(3),
      I3 => start_addr_buf(15),
      I4 => sect_cnt(4),
      I5 => start_addr_buf(16),
      O => \first_sect_carry_i_3__0_n_3\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(2),
      I1 => start_addr_buf(14),
      I2 => sect_cnt(0),
      I3 => start_addr_buf(12),
      I4 => start_addr_buf(13),
      I5 => sect_cnt(1),
      O => \first_sect_carry_i_4__0_n_3\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_6,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_46,
      S(2) => fifo_wreq_n_47,
      S(1) => fifo_wreq_n_48,
      S(0) => fifo_wreq_n_49
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_50,
      S(1) => fifo_wreq_n_51,
      S(0) => fifo_wreq_n_52
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => ap_rst_n_inv
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice
     port map (
      E(0) => \data_p2_reg[0]\(0),
      Q(1 downto 0) => Q(2 downto 1),
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]\,
      ap_NS_fsm(1 downto 0) => ap_NS_fsm(2 downto 1),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => rs_wreq_n_5,
      ap_enable_reg_pp1_iter0_reg_0 => ap_enable_reg_pp1_iter0_reg_0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3_reg => ap_enable_reg_pp1_iter3_reg,
      ap_enable_reg_pp1_iter3_reg_0 => ap_enable_reg_pp1_iter3_reg_0,
      ap_enable_reg_pp1_iter3_reg_1 => buff_wdata_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg => buff_wdata_n_10,
      gmem1_AWREADY => gmem1_AWREADY,
      \gmem1_addr_reg_1208_reg[29]\(29 downto 0) => \gmem1_addr_reg_1208_reg[29]\(29 downto 0),
      \q_reg[29]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      \state_reg[0]_0\(0) => rs2f_wreq_valid
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_resp_n_8
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_30,
      Q => sect_cnt(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_20,
      Q => sect_cnt(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_19,
      Q => sect_cnt(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_18,
      Q => sect_cnt(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_17,
      Q => sect_cnt(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_16,
      Q => sect_cnt(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_15,
      Q => sect_cnt(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_14,
      Q => sect_cnt(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_13,
      Q => sect_cnt(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_12,
      Q => sect_cnt(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_11,
      Q => sect_cnt(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_29,
      Q => sect_cnt(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_28,
      Q => sect_cnt(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_27,
      Q => sect_cnt(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_26,
      Q => sect_cnt(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_25,
      Q => sect_cnt(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_24,
      Q => sect_cnt(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_23,
      Q => sect_cnt(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_22,
      Q => sect_cnt(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_53,
      D => fifo_resp_n_21,
      Q => sect_cnt(9),
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(2),
      I1 => \end_addr_buf_reg_n_3_[2]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_3\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(3),
      I1 => \end_addr_buf_reg_n_3_[3]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_3\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(4),
      I1 => \end_addr_buf_reg_n_3_[4]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_3\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(5),
      I1 => \end_addr_buf_reg_n_3_[5]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_3\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(6),
      I1 => \end_addr_buf_reg_n_3_[6]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_3\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(7),
      I1 => \end_addr_buf_reg_n_3_[7]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_3\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(8),
      I1 => \end_addr_buf_reg_n_3_[8]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_3\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_3_[9]\,
      I1 => beat_len_buf(7),
      I2 => start_addr_buf(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_3\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(10),
      I1 => \end_addr_buf_reg_n_3_[10]\,
      I2 => beat_len_buf(8),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_3\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(11),
      I1 => \end_addr_buf_reg_n_3_[11]\,
      I2 => beat_len_buf(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_3\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[0]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[1]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[2]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[3]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[4]_i_1_n_3\,
      Q => sect_len_buf(4),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[5]_i_1_n_3\,
      Q => sect_len_buf(5),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[6]_i_1_n_3\,
      Q => sect_len_buf(6),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[7]_i_1_n_3\,
      Q => sect_len_buf(7),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[8]_i_1_n_3\,
      Q => sect_len_buf(8),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[9]_i_2_n_3\,
      Q => sect_len_buf(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[10]\,
      Q => start_addr_buf(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[11]\,
      Q => start_addr_buf(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[12]\,
      Q => start_addr_buf(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[13]\,
      Q => start_addr_buf(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[14]\,
      Q => start_addr_buf(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[15]\,
      Q => start_addr_buf(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[16]\,
      Q => start_addr_buf(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[17]\,
      Q => start_addr_buf(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[18]\,
      Q => start_addr_buf(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[19]\,
      Q => start_addr_buf(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[20]\,
      Q => start_addr_buf(20),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[21]\,
      Q => start_addr_buf(21),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[22]\,
      Q => start_addr_buf(22),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[23]\,
      Q => start_addr_buf(23),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[24]\,
      Q => start_addr_buf(24),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[25]\,
      Q => start_addr_buf(25),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[26]\,
      Q => start_addr_buf(26),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[27]\,
      Q => start_addr_buf(27),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[28]\,
      Q => start_addr_buf(28),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[29]\,
      Q => start_addr_buf(29),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[2]\,
      Q => start_addr_buf(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[30]\,
      Q => start_addr_buf(30),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[31]\,
      Q => start_addr_buf(31),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[3]\,
      Q => start_addr_buf(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[4]\,
      Q => start_addr_buf(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[5]\,
      Q => start_addr_buf(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[6]\,
      Q => start_addr_buf(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[7]\,
      Q => start_addr_buf(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[8]\,
      Q => start_addr_buf(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_3_[9]\,
      Q => start_addr_buf(9),
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_33,
      Q => \start_addr_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_32,
      Q => \start_addr_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_31,
      Q => \start_addr_reg_n_3_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_30,
      Q => \start_addr_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_29,
      Q => \start_addr_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_28,
      Q => \start_addr_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_27,
      Q => \start_addr_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_26,
      Q => \start_addr_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_25,
      Q => \start_addr_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_24,
      Q => \start_addr_reg_n_3_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_23,
      Q => \start_addr_reg_n_3_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_22,
      Q => \start_addr_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_21,
      Q => \start_addr_reg_n_3_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_20,
      Q => \start_addr_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_19,
      Q => \start_addr_reg_n_3_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_18,
      Q => \start_addr_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_17,
      Q => \start_addr_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_16,
      Q => \start_addr_reg_n_3_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_15,
      Q => \start_addr_reg_n_3_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_14,
      Q => \start_addr_reg_n_3_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_41,
      Q => \start_addr_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_13,
      Q => \start_addr_reg_n_3_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_12,
      Q => \start_addr_reg_n_3_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_40,
      Q => \start_addr_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_39,
      Q => \start_addr_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_36,
      Q => \start_addr_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_35,
      Q => \start_addr_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_7,
      D => fifo_wreq_n_34,
      Q => \start_addr_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_gmem1_awlen[3]\(0),
      I1 => \^throttl_cnt_reg[7]_0\,
      I2 => \throttl_cnt_reg[1]\(0),
      O => D(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^m_axi_gmem1_awlen[3]\(1),
      I1 => \^throttl_cnt_reg[7]_0\,
      I2 => \throttl_cnt_reg[1]\(0),
      I3 => \throttl_cnt_reg[1]\(1),
      O => D(1)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^m_axi_gmem1_wvalid\,
      I1 => m_axi_gmem1_WREADY,
      I2 => \throttl_cnt_reg[6]\,
      I3 => \^throttl_cnt_reg[7]_0\,
      O => \throttl_cnt_reg[7]\(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \^m_axi_gmem1_awlen[3]\(1),
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      I2 => \^m_axi_gmem1_awlen[3]\(3),
      I3 => \^m_axi_gmem1_awlen[3]\(2),
      I4 => \^awvalid_dummy\,
      I5 => \throttl_cnt_reg[5]\,
      O => \^throttl_cnt_reg[7]_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_34,
      Q => wreq_handling_reg_n_3,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    I_RVALID : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_355_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem0_addr_read_reg_1169_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_0_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_0_ce1 : out STD_LOGIC;
    \val_reg_1457_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_1_2_reg_1391_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem0_addr_1_read_reg_1333_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RREADY : out STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \j_reg_355_reg[5]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_CS_fsm_state9 : in STD_LOGIC;
    \cols_assign_reg_377_reg[7]\ : in STD_LOGIC;
    \j_2_reg_1247_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_2 : in STD_LOGIC;
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_344_reg[1]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY : in STD_LOGIC;
    cache_2_ce0 : in STD_LOGIC;
    \cond_reg_1140_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg_0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    tmp_25_fu_1048_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_cond2_reg_1253_pp1_iter2_reg : in STD_LOGIC;
    \gmem0_addr_1_reg_1214_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem0_addr_reg_1144_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read
     port map (
      ARLEN(3 downto 0) => ARLEN(3 downto 0),
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(0) => Q(0),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[21]\(6 downto 0) => \ap_CS_fsm_reg[21]\(6 downto 0),
      ap_CS_fsm_state9 => ap_CS_fsm_state9,
      ap_NS_fsm(4 downto 0) => ap_NS_fsm(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter1_reg_1 => ap_enable_reg_pp1_iter1_reg_1,
      ap_enable_reg_pp1_iter1_reg_2 => ap_enable_reg_pp1_iter1_reg_2,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg => ap_enable_reg_pp1_iter2_reg,
      ap_enable_reg_pp1_iter2_reg_0 => ap_enable_reg_pp1_iter2_reg_0,
      ap_reg_ioackin_gmem0_ARREADY => ap_reg_ioackin_gmem0_ARREADY,
      ap_rst_n => ap_rst_n,
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_reg_377_reg[7]\ => \cols_assign_reg_377_reg[7]\,
      \cond_reg_1140_reg[0]\ => \cond_reg_1140_reg[0]\,
      \gmem0_addr_1_read_reg_1333_reg[0]\(0) => \gmem0_addr_1_read_reg_1333_reg[0]\(0),
      \gmem0_addr_1_reg_1214_reg[31]\(31 downto 0) => \gmem0_addr_1_reg_1214_reg[31]\(31 downto 0),
      \gmem0_addr_read_reg_1169_reg[0]\(0) => \gmem0_addr_read_reg_1169_reg[0]\(0),
      \gmem0_addr_reg_1144_reg[31]\(31 downto 0) => \gmem0_addr_reg_1144_reg[31]\(31 downto 0),
      \i_reg_344_reg[1]\ => \i_reg_344_reg[1]\,
      \j_2_reg_1247_reg[7]\ => \j_2_reg_1247_reg[7]\,
      \j_reg_355_reg[0]\(0) => \j_reg_355_reg[0]\(0),
      \j_reg_355_reg[0]_0\(0) => SR(0),
      \j_reg_355_reg[5]\ => \j_reg_355_reg[5]\,
      m_axi_gmem0_ARADDR(29 downto 0) => m_axi_gmem0_ARADDR(29 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      or_cond2_reg_1253_pp1_iter2_reg => or_cond2_reg_1253_pp1_iter2_reg,
      p_27_in => p_27_in,
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(0),
      ram_reg(0) => ram_reg(0),
      rdata_valid => I_RVALID,
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg[0]\,
      tmp_25_fu_1048_p2(5 downto 0) => tmp_25_fu_1048_p2(5 downto 0),
      \val_reg_1457_reg[0]\(0) => \val_reg_1457_reg[0]\(0),
      \y_weight_1_2_reg_1391_reg[10]\(0) => \y_weight_1_2_reg_1391_reg[10]\(0)
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi is
  port (
    ap_enable_reg_pp1_iter3_reg : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_reg_377_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_2_ce0 : out STD_LOGIC;
    \j_2_reg_1247_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_assign_cast_reg_1238_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rows_assign_reg_366_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RREADY : out STD_LOGIC;
    \data_p2_reg[0]\ : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_WLAST : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : in STD_LOGIC;
    p_shl_cast_fu_430_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_344_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cols_assign_reg_377_reg[7]\ : in STD_LOGIC;
    \j_2_reg_1247_reg[10]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \tmp_16_reg_1243_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    \tmp_11_t_reg_1220_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \val_reg_1457_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem1_addr_reg_1208_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi is
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWVALID_Dummy : STD_LOGIC;
  signal bus_write_n_62 : STD_LOGIC;
  signal bus_write_n_63 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_6 : STD_LOGIC;
  signal wreq_throttl_n_7 : STD_LOGIC;
begin
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => E(0),
      I_RVALID => I_RVALID,
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]\,
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      ap_NS_fsm(4 downto 0) => ap_NS_fsm(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter0_reg_0 => ap_enable_reg_pp1_iter0_reg_0,
      ap_enable_reg_pp1_iter0_reg_1 => ap_enable_reg_pp1_iter0_reg_1,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter1_reg_1 => ap_enable_reg_pp1_iter1_reg_1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3_reg => ap_enable_reg_pp1_iter3_reg,
      ap_enable_reg_pp1_iter3_reg_0 => ap_enable_reg_pp1_iter3_reg_0,
      ap_reg_ioackin_gmem1_WREADY => ap_reg_ioackin_gmem1_WREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_cast_reg_1238_reg[0]\(0) => \cols_assign_cast_reg_1238_reg[0]\(0),
      \cols_assign_reg_377_reg[0]\(0) => \cols_assign_reg_377_reg[0]\(0),
      \cols_assign_reg_377_reg[7]\ => \cols_assign_reg_377_reg[7]\,
      \data_p2_reg[0]\(0) => \data_p2_reg[0]\,
      \gmem1_addr_reg_1208_reg[29]\(29 downto 0) => \gmem1_addr_reg_1208_reg[29]\(29 downto 0),
      \i_reg_344_reg[1]\ => \i_reg_344_reg[1]\,
      \j_2_reg_1247_reg[0]\(0) => \j_2_reg_1247_reg[0]\(0),
      \j_2_reg_1247_reg[10]\ => \j_2_reg_1247_reg[10]\,
      m_axi_gmem1_AWADDR(29 downto 0) => m_axi_gmem1_AWADDR(29 downto 0),
      \m_axi_gmem1_AWLEN[3]\(3 downto 0) => \^awlen\(3 downto 0),
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(0),
      ram_reg => p_27_in,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(0) => ram_reg_0(0),
      \rows_assign_reg_366_reg[0]\(0) => \rows_assign_reg_366_reg[0]\(0),
      \throttl_cnt_reg[1]\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      \throttl_cnt_reg[5]\ => wreq_throttl_n_6,
      \throttl_cnt_reg[6]\ => wreq_throttl_n_7,
      \throttl_cnt_reg[7]\(0) => bus_write_n_62,
      \throttl_cnt_reg[7]_0\ => bus_write_n_63,
      \tmp_11_t_reg_1220_reg[1]\(1 downto 0) => \tmp_11_t_reg_1220_reg[1]\(1 downto 0),
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg[0]\,
      \val_reg_1457_reg[7]\(7 downto 0) => \val_reg_1457_reg[7]\(7 downto 0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl
     port map (
      AWLEN(1 downto 0) => \^awlen\(3 downto 2),
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => bus_write_n_62,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.awlen_buf_reg[1]\ => bus_write_n_63,
      \could_multi_bursts.loop_cnt_reg[0]\ => wreq_throttl_n_6,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000001000000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000100000000000000000000";
  attribute ap_ST_fsm_pp1_stage1 : string;
  attribute ap_ST_fsm_pp1_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000001000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000000000001";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000010000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000100000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000001000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000010000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000100000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000001000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000010000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000100000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000001000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000010000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000010000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000100000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b001000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b010000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b100000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "27'b000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal I2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[10]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[21]_i_3_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__1_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_reg_gate_n_3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[26]\ : STD_LOGIC;
  signal ap_CS_fsm_reg_r_0_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_1_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_2_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_3_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_n_3 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal ap_NS_fsm141_out : STD_LOGIC;
  signal ap_NS_fsm142_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_3_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter31 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3_reg_n_3 : STD_LOGIC;
  signal ap_reg_ioackin_gmem0_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_gmem0_ARREADY_i_1_n_3 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_i_1_n_3 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal cache_0_addr_2_reg_12590 : STD_LOGIC;
  signal cache_0_addr_reg_11590 : STD_LOGIC;
  signal cache_0_ce0 : STD_LOGIC;
  signal cache_0_ce1 : STD_LOGIC;
  signal cache_0_load_2_reg_1358 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_0_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_0_we0 : STD_LOGIC;
  signal cache_0_we1 : STD_LOGIC;
  signal cache_1_U_n_41 : STD_LOGIC;
  signal cache_1_U_n_42 : STD_LOGIC;
  signal cache_1_U_n_43 : STD_LOGIC;
  signal cache_1_addr_reg_1164 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_1_addr_reg_1164_pp0_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_1_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_1_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_1_load_2_reg_1365 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_1_we0 : STD_LOGIC;
  signal cache_1_we1 : STD_LOGIC;
  signal cache_2_U_n_19 : STD_LOGIC;
  signal cache_2_U_n_20 : STD_LOGIC;
  signal cache_2_U_n_21 : STD_LOGIC;
  signal cache_2_U_n_22 : STD_LOGIC;
  signal cache_2_U_n_23 : STD_LOGIC;
  signal cache_2_U_n_24 : STD_LOGIC;
  signal cache_2_U_n_25 : STD_LOGIC;
  signal cache_2_U_n_26 : STD_LOGIC;
  signal cache_2_ce0 : STD_LOGIC;
  signal cache_2_load_2_reg_1372 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_2_we1 : STD_LOGIC;
  signal cache_3_U_n_33 : STD_LOGIC;
  signal cache_3_U_n_34 : STD_LOGIC;
  signal cache_3_addr_1_reg_1277 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_3_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_3_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cache_3_load_2_reg_1379 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_3_we1 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cols_assign_cast_reg_1238_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cols_assign_reg_377 : STD_LOGIC;
  signal cols_assign_reg_3770 : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[0]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[10]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[1]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[2]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[3]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[4]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[5]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[6]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[7]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[8]\ : STD_LOGIC;
  signal \cols_assign_reg_377_reg_n_3_[9]\ : STD_LOGIC;
  signal cond_reg_11400 : STD_LOGIC;
  signal \cond_reg_1140[0]_i_1_n_3\ : STD_LOGIC;
  signal \cond_reg_1140_reg_n_3_[0]\ : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_addr_1_read_reg_1333 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_addr_1_read_reg_13330 : STD_LOGIC;
  signal gmem0_addr_1_reg_1214 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gmem0_addr_1_reg_1214[10]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[10]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[10]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[10]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_10_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_7_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_8_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[14]_i_9_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_10_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_7_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_8_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[18]_i_9_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[22]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[22]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[22]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[22]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_10_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_11_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_6_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_8_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[26]_i_9_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[30]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[30]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[30]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[30]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[31]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[7]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[7]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214[7]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_6_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[14]_i_6_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_6_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_6_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_6_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[18]_i_6_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_7_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_7_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_7_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[26]_i_7_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1214_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal gmem0_addr_read_reg_1169 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_addr_reg_1144 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gmem0_addr_reg_1144[13]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[17]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[17]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[17]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[17]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[21]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[21]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[21]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[21]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[25]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[25]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[25]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[25]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[29]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[29]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[29]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[29]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[31]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[31]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[9]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[9]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144[9]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_1144_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal gmem1_BREADY : STD_LOGIC;
  signal gmem1_addr_reg_1208 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal gmem1_addr_reg_12080 : STD_LOGIC;
  signal \gmem1_addr_reg_1208[10]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[10]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[10]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[10]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_10_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_7_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_8_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[14]_i_9_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_10_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_7_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_8_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[18]_i_9_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[22]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[22]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[22]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[22]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_10_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_11_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_6_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_8_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[26]_i_9_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[29]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[29]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[29]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[7]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[7]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208[7]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_6_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[14]_i_6_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_6_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_6_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_6_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[18]_i_6_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_7_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_7_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_7_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[26]_i_7_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_1208_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal i_1_reg_1135 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_1_reg_1135[0]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_1135[1]_i_1_n_3\ : STD_LOGIC;
  signal i_2_fu_505_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_1178 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_2_reg_1178[10]_i_2_n_3\ : STD_LOGIC;
  signal \i_2_reg_1178[6]_i_2_n_3\ : STD_LOGIC;
  signal \i_reg_344_reg_n_3_[1]\ : STD_LOGIC;
  signal inter_pix : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inter_pix2_sum6_fu_642_p2 : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal inter_pix2_sum_fu_466_p2 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal j_1_fu_487_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_2_fu_682_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_2_reg_1247[10]_i_3_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[10]_i_4_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[3]_i_2_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[4]_i_2_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[4]_i_3_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[5]_i_2_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[6]_i_2_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[6]_i_3_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[6]_i_4_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[8]_i_2_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247[9]_i_2_n_3\ : STD_LOGIC;
  signal \j_2_reg_1247_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_reg_355[10]_i_4_n_3\ : STD_LOGIC;
  signal \j_reg_355_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_1_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_cond2_fu_710_p2 : STD_LOGIC;
  signal or_cond2_reg_1253 : STD_LOGIC;
  signal \or_cond2_reg_1253[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_cond2_reg_1253[0]_i_4_n_3\ : STD_LOGIC;
  signal \or_cond2_reg_1253[0]_i_5_n_3\ : STD_LOGIC;
  signal \or_cond2_reg_1253[0]_i_6_n_3\ : STD_LOGIC;
  signal \or_cond2_reg_1253[0]_i_7_n_3\ : STD_LOGIC;
  signal \or_cond2_reg_1253[0]_i_8_n_3\ : STD_LOGIC;
  signal or_cond2_reg_1253_pp1_iter1_reg : STD_LOGIC;
  signal or_cond2_reg_1253_pp1_iter2_reg : STD_LOGIC;
  signal out_pix : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal out_pix4_sum_fu_591_p2 : STD_LOGIC_VECTOR ( 29 downto 7 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_shl1_cast_fu_531_p1 : STD_LOGIC_VECTOR ( 21 downto 11 );
  signal p_shl_cast_fu_430_p1 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal sel : STD_LOGIC;
  signal sobel_filter_AXILiteS_s_axi_U_n_3 : STD_LOGIC;
  signal sobel_filter_AXILiteS_s_axi_U_n_4 : STD_LOGIC;
  signal sobel_filter_AXILiteS_s_axi_U_n_8 : STD_LOGIC;
  signal sobel_filter_AXILiteS_s_axi_U_n_9 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_14 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_16 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_27 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_3 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_4 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_5 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_6 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_7 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_11 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_24 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_3 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_9 : STD_LOGIC;
  signal tmp19_fu_947_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp19_reg_1417 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp20_fu_953_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp20_reg_1422 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_10_fu_628_p2 : STD_LOGIC_VECTOR ( 21 downto 7 );
  signal tmp_11_t_fu_657_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_11_t_reg_1220 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_14_reg_1193 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_16_fu_676_p2 : STD_LOGIC;
  signal \tmp_16_reg_1243[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1243[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1243[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1243[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1243[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1243_reg_n_3_[0]\ : STD_LOGIC;
  signal tmp_19_fu_1001_p2 : STD_LOGIC;
  signal tmp_19_reg_1427 : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_15_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_16_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_18_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_19_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_1427_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_1_cast_reg_1121_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal tmp_22_fu_1022_p2 : STD_LOGIC;
  signal tmp_22_reg_1442 : STD_LOGIC;
  signal \tmp_22_reg_1442[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1442[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1442[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1442[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1442[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1442_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_22_reg_1442_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_1442_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1442_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_1442_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal tmp_25_fu_1048_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_27_cast_reg_1126 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_28_fu_569_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tmp_29_1_fu_716_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_32_reg_1341 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_33_reg_1347 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_34_0_0_t_fu_662_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_34_0_0_t_reg_1224 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_34_0_2_t_fu_667_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_34_0_2_t_reg_1231 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_34_0_2_t_reg_1231[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_34_reg_1352 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_35_reg_1303 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_reg_1308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_37_reg_1396 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_reg_1401 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_38_reg_1401[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1401_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal tmp_39_reg_1406 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_40_fu_1011_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_40_reg_1432 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp_40_reg_1432[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[3]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[3]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[3]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[3]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[3]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432[7]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_40_reg_1432_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal tmp_41_reg_1437 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_41_reg_1437[1]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[5]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_41_reg_1437[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_43_reg_1411 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_44_fu_1038_p3 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal tmp_45_reg_1447 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp_45_reg_1447[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[3]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[3]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[3]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[3]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[3]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447[7]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_45_reg_1447_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_46_reg_1452 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_46_reg_1452[1]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_46_reg_1452[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_46_reg_1452[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_46_reg_1452[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_46_reg_1452[5]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_46_reg_1452[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_46_reg_1452[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_1183[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_1183[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_1183_reg_n_3_[0]\ : STD_LOGIC;
  signal \tmp_7_reg_1188[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1188[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1188_reg_n_3_[0]\ : STD_LOGIC;
  signal tmp_8_fu_547_p2 : STD_LOGIC_VECTOR ( 21 downto 7 );
  signal tmp_9_fu_557_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal tmp_s_fu_575_p3 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_s_reg_1202 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \tmp_s_reg_1202[10]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[10]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[10]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[7]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[8]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[9]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[9]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_1202[9]_i_4_n_3\ : STD_LOGIC;
  signal val_fu_1104_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal val_reg_1457 : STD_LOGIC;
  signal \val_reg_1457[2]_i_2_n_3\ : STD_LOGIC;
  signal \val_reg_1457[2]_i_3_n_3\ : STD_LOGIC;
  signal \val_reg_1457[5]_i_2_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_10_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_11_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_12_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_16_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_17_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_18_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_19_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_2_n_3\ : STD_LOGIC;
  signal \val_reg_1457[7]_i_9_n_3\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \val_reg_1457_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[0]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[1]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[2]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[3]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[4]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[5]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[6]\ : STD_LOGIC;
  signal \val_reg_1457_reg_n_3_[7]\ : STD_LOGIC;
  signal x_weight_0_2_reg_1386 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \x_weight_0_2_reg_1386[10]_i_2_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[10]_i_3_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[10]_i_4_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_10_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_11_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_12_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_13_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_2_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_3_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_4_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_5_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_6_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_7_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_8_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386[6]_i_9_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_0_2_reg_1386_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal x_weight_2_2_fu_989_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_weight_0_2_fu_858_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_weight_1_2_fu_896_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_weight_1_2_reg_1391 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_weight_1_2_reg_1391[10]_i_10_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_11_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_12_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_3_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_4_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_5_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_6_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[10]_i_9_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_10_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_11_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_2_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_3_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_5_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_6_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_7_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_8_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[3]_i_9_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_2_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_3_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_4_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_5_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_6_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_7_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_8_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391[7]_i_9_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_8_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_8_n_4\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_8_n_5\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[10]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \y_weight_1_2_reg_1391_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \NLW_gmem0_addr_1_reg_1214_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem0_addr_1_reg_1214_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem0_addr_reg_1144_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem0_addr_reg_1144_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem1_addr_reg_1208_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem1_addr_reg_1208_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem1_addr_reg_1208_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem1_addr_reg_1208_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem1_addr_reg_1208_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_reg_1208_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_19_reg_1427_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_19_reg_1427_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_22_reg_1442_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_reg_1442_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_40_reg_1432_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_val_reg_1457_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_weight_0_2_reg_1386_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_weight_0_2_reg_1386_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_1_2_reg_1391_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_weight_1_2_reg_1391_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_1_2_reg_1391_reg[10]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_weight_1_2_reg_1391_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_3\ : label is "soft_lutpair260";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1\ : label is "inst/\ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2\ : label is "inst/\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_3 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \cols_assign_cast_reg_1238[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \cond_reg_1140[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_1_reg_1135[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_2_reg_1178[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \i_2_reg_1178[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \i_2_reg_1178[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \i_2_reg_1178[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i_2_reg_1178[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i_2_reg_1178[6]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i_2_reg_1178[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \i_2_reg_1178[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i_2_reg_1178[9]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \j_2_reg_1247[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \j_2_reg_1247[6]_i_4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \j_reg_355[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \j_reg_355[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \j_reg_355[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \j_reg_355[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \j_reg_355[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \j_reg_355[6]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \j_reg_355[7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \j_reg_355[8]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \j_reg_355[9]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \or_cond2_reg_1253[0]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \or_cond2_reg_1253[0]_i_7\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \or_cond2_reg_1253[0]_i_8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[3]_i_6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[3]_i_7\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[3]_i_8\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[3]_i_9\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[7]_i_6\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[7]_i_7\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[7]_i_8\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp19_reg_1417[7]_i_9\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_16_reg_1243[0]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tmp_16_reg_1243[0]_i_3\ : label is "soft_lutpair250";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_11\ : label is "lutpair8";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_12\ : label is "lutpair7";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_15\ : label is "lutpair11";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_16\ : label is "lutpair10";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_17\ : label is "lutpair9";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_18\ : label is "lutpair8";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_19\ : label is "lutpair12";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_20\ : label is "lutpair11";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_21\ : label is "lutpair10";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_22\ : label is "lutpair9";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_6\ : label is "lutpair12";
  attribute HLUTNM of \tmp_19_reg_1427[0]_i_9\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \tmp_34_0_0_t_reg_1224[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tmp_34_0_2_t_reg_1231[1]_i_1\ : label is "soft_lutpair277";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_2\ : label is "lutpair15";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_3\ : label is "lutpair14";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_5\ : label is "lutpair16";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \tmp_40_reg_1432[3]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \tmp_40_reg_1432[7]_i_2\ : label is "lutpair18";
  attribute HLUTNM of \tmp_40_reg_1432[7]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \tmp_40_reg_1432[7]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \tmp_40_reg_1432[7]_i_7\ : label is "lutpair18";
  attribute HLUTNM of \tmp_40_reg_1432[7]_i_8\ : label is "lutpair17";
  attribute SOFT_HLUTNM of \tmp_41_reg_1437[1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tmp_41_reg_1437[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tmp_41_reg_1437[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_41_reg_1437[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_41_reg_1437[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tmp_41_reg_1437[7]_i_1\ : label is "soft_lutpair273";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \tmp_45_reg_1447[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \tmp_45_reg_1447[7]_i_9\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \tmp_46_reg_1452[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tmp_46_reg_1452[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tmp_46_reg_1452[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_46_reg_1452[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_46_reg_1452[6]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tmp_46_reg_1452[7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[10]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[10]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[7]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[8]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tmp_s_reg_1202[9]_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \val_reg_1457[2]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \val_reg_1457[2]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \val_reg_1457[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \val_reg_1457[7]_i_2\ : label is "soft_lutpair247";
  attribute HLUTNM of \y_weight_1_2_reg_1391[3]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \y_weight_1_2_reg_1391[3]_i_7\ : label is "lutpair19";
begin
  m_axi_gmem0_ARADDR(31 downto 2) <= \^m_axi_gmem0_araddr\(31 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const1>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const1>\;
  m_axi_gmem0_ARCACHE(0) <= \<const1>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const1>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_ARUSER(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const1>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const1>\;
  m_axi_gmem0_AWCACHE(0) <= \<const1>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const1>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWUSER(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_BREADY <= \<const1>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WUSER(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(31) <= \<const0>\;
  m_axi_gmem1_ARADDR(30) <= \<const0>\;
  m_axi_gmem1_ARADDR(29) <= \<const0>\;
  m_axi_gmem1_ARADDR(28) <= \<const0>\;
  m_axi_gmem1_ARADDR(27) <= \<const0>\;
  m_axi_gmem1_ARADDR(26) <= \<const0>\;
  m_axi_gmem1_ARADDR(25) <= \<const0>\;
  m_axi_gmem1_ARADDR(24) <= \<const0>\;
  m_axi_gmem1_ARADDR(23) <= \<const0>\;
  m_axi_gmem1_ARADDR(22) <= \<const0>\;
  m_axi_gmem1_ARADDR(21) <= \<const0>\;
  m_axi_gmem1_ARADDR(20) <= \<const0>\;
  m_axi_gmem1_ARADDR(19) <= \<const0>\;
  m_axi_gmem1_ARADDR(18) <= \<const0>\;
  m_axi_gmem1_ARADDR(17) <= \<const0>\;
  m_axi_gmem1_ARADDR(16) <= \<const0>\;
  m_axi_gmem1_ARADDR(15) <= \<const0>\;
  m_axi_gmem1_ARADDR(14) <= \<const0>\;
  m_axi_gmem1_ARADDR(13) <= \<const0>\;
  m_axi_gmem1_ARADDR(12) <= \<const0>\;
  m_axi_gmem1_ARADDR(11) <= \<const0>\;
  m_axi_gmem1_ARADDR(10) <= \<const0>\;
  m_axi_gmem1_ARADDR(9) <= \<const0>\;
  m_axi_gmem1_ARADDR(8) <= \<const0>\;
  m_axi_gmem1_ARADDR(7) <= \<const0>\;
  m_axi_gmem1_ARADDR(6) <= \<const0>\;
  m_axi_gmem1_ARADDR(5) <= \<const0>\;
  m_axi_gmem1_ARADDR(4) <= \<const0>\;
  m_axi_gmem1_ARADDR(3) <= \<const0>\;
  m_axi_gmem1_ARADDR(2) <= \<const0>\;
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3) <= \<const0>\;
  m_axi_gmem1_ARLEN(2) <= \<const0>\;
  m_axi_gmem1_ARLEN(1) <= \<const0>\;
  m_axi_gmem1_ARLEN(0) <= \<const0>\;
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_ARVALID <= \<const0>\;
  m_axi_gmem1_AWADDR(31 downto 2) <= \^m_axi_gmem1_awaddr\(31 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088A8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[10]_i_2_n_3\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \ap_CS_fsm[10]_i_3_n_3\,
      I1 => \j_reg_355_reg__0\(5),
      I2 => \j_reg_355_reg__0\(4),
      I3 => \j_reg_355_reg__0\(10),
      I4 => \j_reg_355_reg__0\(6),
      I5 => \ap_CS_fsm[10]_i_4_n_3\,
      O => \ap_CS_fsm[10]_i_2_n_3\
    );
\ap_CS_fsm[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \j_reg_355_reg__0\(8),
      I1 => \j_reg_355_reg__0\(7),
      I2 => \j_reg_355_reg__0\(9),
      O => \ap_CS_fsm[10]_i_3_n_3\
    );
\ap_CS_fsm[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \j_reg_355_reg__0\(1),
      I1 => \j_reg_355_reg__0\(0),
      I2 => \j_reg_355_reg__0\(3),
      I3 => \j_reg_355_reg__0\(2),
      O => \ap_CS_fsm[10]_i_4_n_3\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sobel_filter_AXILiteS_s_axi_U_n_8,
      I1 => ap_CS_fsm_state14,
      O => gmem1_addr_reg_12080
    );
\ap_CS_fsm[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_16_reg_1243[0]_i_3_n_3\,
      I1 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[21]_i_3_n_3\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888A8AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => \ap_CS_fsm[10]_i_2_n_3\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter2_reg_n_3,
      I5 => ap_CS_fsm_state9,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gmem1_addr_reg_12080,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(14),
      Q => \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_n_3\
    );
\ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_n_3\,
      Q => \ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2_n_3\,
      R => '0'
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__0_n_3\,
      Q => \ap_CS_fsm_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_pp1_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(22),
      Q => \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_n_3\
    );
\ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_n_3\,
      Q => \ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1_n_3\,
      R => '0'
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_gate_n_3,
      Q => \ap_CS_fsm_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => \ap_CS_fsm_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3\
    );
\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3\,
      Q => \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3\,
      R => '0'
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__1_n_3\,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1_n_3\,
      I1 => ap_CS_fsm_reg_r_1_n_3,
      O => ap_CS_fsm_reg_gate_n_3
    );
\ap_CS_fsm_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2_n_3\,
      I1 => ap_CS_fsm_reg_r_2_n_3,
      O => \ap_CS_fsm_reg_gate__0_n_3\
    );
\ap_CS_fsm_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3\,
      I1 => ap_CS_fsm_reg_r_3_n_3,
      O => \ap_CS_fsm_reg_gate__1_n_3\
    );
ap_CS_fsm_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => ap_CS_fsm_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_n_3,
      Q => ap_CS_fsm_reg_r_0_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_0_n_3,
      Q => ap_CS_fsm_reg_r_1_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_1_n_3,
      Q => ap_CS_fsm_reg_r_2_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_2_n_3,
      Q => ap_CS_fsm_reg_r_3_n_3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem0_m_axi_U_n_14,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem0_m_axi_U_n_3,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem0_m_axi_U_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_9,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(7),
      I1 => \j_2_reg_1247_reg__0\(9),
      I2 => \j_2_reg_1247_reg__0\(8),
      I3 => \j_2_reg_1247_reg__0\(10),
      I4 => \tmp_16_reg_1243[0]_i_6_n_3\,
      O => ap_enable_reg_pp1_iter1_i_3_n_3
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem0_m_axi_U_n_6,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem0_m_axi_U_n_27,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_3,
      Q => ap_enable_reg_pp1_iter3_reg_n_3,
      R => '0'
    );
ap_reg_ioackin_gmem0_ARREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_gmem0_ARREADY,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state16,
      O => ap_reg_ioackin_gmem0_ARREADY_i_1_n_3
    );
ap_reg_ioackin_gmem0_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_gmem0_ARREADY_i_1_n_3,
      Q => ap_reg_ioackin_gmem0_ARREADY,
      R => '0'
    );
ap_reg_ioackin_gmem1_WREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_gmem1_WREADY,
      I2 => ap_enable_reg_pp1_iter3_reg_n_3,
      I3 => ap_CS_fsm_pp1_stage0,
      O => ap_reg_ioackin_gmem1_WREADY_i_1_n_3
    );
ap_reg_ioackin_gmem1_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_gmem1_WREADY_i_1_n_3,
      Q => ap_reg_ioackin_gmem1_WREADY,
      R => '0'
    );
cache_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb
     port map (
      ADDRARDADDR(10 downto 0) => cache_1_address0(10 downto 0),
      ADDRBWRADDR(10 downto 0) => cache_1_address1(10 downto 0),
      D(7 downto 0) => cache_0_q0(7 downto 0),
      DOBDO(7 downto 0) => cache_0_q1(7 downto 0),
      Q(7 downto 0) => gmem0_addr_read_reg_1169(7 downto 0),
      WEA(0) => cache_0_we0,
      WEBWE(0) => cache_0_we1,
      ap_clk => ap_clk,
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0) => gmem0_addr_1_read_reg_1333(7 downto 0)
    );
\cache_0_addr_2_reg_1259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(0),
      Q => cache_3_addr_1_reg_1277(0),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(10),
      Q => cache_3_addr_1_reg_1277(10),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(1),
      Q => cache_3_addr_1_reg_1277(1),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(2),
      Q => cache_3_addr_1_reg_1277(2),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(3),
      Q => cache_3_addr_1_reg_1277(3),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(4),
      Q => cache_3_addr_1_reg_1277(4),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(5),
      Q => cache_3_addr_1_reg_1277(5),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(6),
      Q => cache_3_addr_1_reg_1277(6),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(7),
      Q => cache_3_addr_1_reg_1277(7),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(8),
      Q => cache_3_addr_1_reg_1277(8),
      R => '0'
    );
\cache_0_addr_2_reg_1259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => tmp_29_1_fu_716_p1(9),
      Q => cache_3_addr_1_reg_1277(9),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(0),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(0),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(10),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(10),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(1),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(1),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(2),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(2),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(3),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(3),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(4),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(4),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(5),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(5),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(6),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(6),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(7),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(7),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(8),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(8),
      R => '0'
    );
\cache_0_addr_reg_1159_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => cache_1_addr_reg_1164(9),
      Q => cache_1_addr_reg_1164_pp0_iter1_reg(9),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(0),
      Q => cache_1_addr_reg_1164(0),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(10),
      Q => cache_1_addr_reg_1164(10),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(1),
      Q => cache_1_addr_reg_1164(1),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(2),
      Q => cache_1_addr_reg_1164(2),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(3),
      Q => cache_1_addr_reg_1164(3),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(4),
      Q => cache_1_addr_reg_1164(4),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(5),
      Q => cache_1_addr_reg_1164(5),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(6),
      Q => cache_1_addr_reg_1164(6),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(7),
      Q => cache_1_addr_reg_1164(7),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(8),
      Q => cache_1_addr_reg_1164(8),
      R => '0'
    );
\cache_0_addr_reg_1159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_reg_11590,
      D => \j_reg_355_reg__0\(9),
      Q => cache_1_addr_reg_1164(9),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(0),
      Q => cache_0_load_2_reg_1358(0),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(1),
      Q => cache_0_load_2_reg_1358(1),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(2),
      Q => cache_0_load_2_reg_1358(2),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(3),
      Q => cache_0_load_2_reg_1358(3),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(4),
      Q => cache_0_load_2_reg_1358(4),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(5),
      Q => cache_0_load_2_reg_1358(5),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(6),
      Q => cache_0_load_2_reg_1358(6),
      R => '0'
    );
\cache_0_load_2_reg_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_0_q0(7),
      Q => cache_0_load_2_reg_1358(7),
      R => '0'
    );
cache_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0
     port map (
      ADDRARDADDR(10 downto 0) => cache_1_address0(10 downto 0),
      ADDRBWRADDR(10 downto 0) => cache_1_address1(10 downto 0),
      D(7 downto 0) => cache_1_q0(7 downto 0),
      DOBDO(7 downto 0) => cache_1_q1(7 downto 0),
      Q(7 downto 0) => gmem0_addr_read_reg_1169(7 downto 0),
      WEA(0) => cache_1_we0,
      WEBWE(0) => cache_1_we1,
      \ap_CS_fsm_reg[21]\(1) => ap_CS_fsm_pp1_stage1,
      \ap_CS_fsm_reg[21]\(0) => ap_CS_fsm_pp1_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg_n_3,
      \cache_0_addr_2_reg_1259_reg[10]\(10 downto 0) => cache_3_addr_1_reg_1277(10 downto 0),
      \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10]\(10 downto 0) => cache_1_addr_reg_1164_pp0_iter1_reg(10 downto 0),
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      \cols_assign_cast_reg_1238_reg[10]\(10 downto 0) => \cols_assign_cast_reg_1238_reg__0\(10 downto 0),
      \cols_assign_cast_reg_1238_reg[4]\ => cache_3_U_n_34,
      \cols_assign_reg_377_reg[10]\(10) => \cols_assign_reg_377_reg_n_3_[10]\,
      \cols_assign_reg_377_reg[10]\(9) => \cols_assign_reg_377_reg_n_3_[9]\,
      \cols_assign_reg_377_reg[10]\(8) => \cols_assign_reg_377_reg_n_3_[8]\,
      \cols_assign_reg_377_reg[10]\(7) => \cols_assign_reg_377_reg_n_3_[7]\,
      \cols_assign_reg_377_reg[10]\(6) => \cols_assign_reg_377_reg_n_3_[6]\,
      \cols_assign_reg_377_reg[10]\(5) => \cols_assign_reg_377_reg_n_3_[5]\,
      \cols_assign_reg_377_reg[10]\(4) => \cols_assign_reg_377_reg_n_3_[4]\,
      \cols_assign_reg_377_reg[10]\(3) => \cols_assign_reg_377_reg_n_3_[3]\,
      \cols_assign_reg_377_reg[10]\(2) => \cols_assign_reg_377_reg_n_3_[2]\,
      \cols_assign_reg_377_reg[10]\(1) => \cols_assign_reg_377_reg_n_3_[1]\,
      \cols_assign_reg_377_reg[10]\(0) => \cols_assign_reg_377_reg_n_3_[0]\,
      \gmem0_addr_1_read_reg_1333_reg[7]\(7 downto 0) => gmem0_addr_1_read_reg_1333(7 downto 0),
      \j_2_reg_1247_reg[10]\(10 downto 0) => \j_2_reg_1247_reg__0\(10 downto 0),
      ram_reg => cache_1_U_n_41,
      ram_reg_0 => cache_1_U_n_42,
      ram_reg_1 => cache_1_U_n_43,
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg_n_3_[0]\
    );
\cache_1_load_2_reg_1365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(0),
      Q => cache_1_load_2_reg_1365(0),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(1),
      Q => cache_1_load_2_reg_1365(1),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(2),
      Q => cache_1_load_2_reg_1365(2),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(3),
      Q => cache_1_load_2_reg_1365(3),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(4),
      Q => cache_1_load_2_reg_1365(4),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(5),
      Q => cache_1_load_2_reg_1365(5),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(6),
      Q => cache_1_load_2_reg_1365(6),
      R => '0'
    );
\cache_1_load_2_reg_1365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => cache_1_q0(7),
      Q => cache_1_load_2_reg_1365(7),
      R => '0'
    );
cache_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe
     port map (
      ADDRARDADDR(10 downto 0) => cache_3_address1(10 downto 0),
      ADDRBWRADDR(10 downto 0) => cache_3_address0(10 downto 0),
      DOADO(7 downto 0) => cache_2_load_2_reg_1372(7 downto 0),
      DOBDO(7 downto 0) => cache_2_q0(7 downto 0),
      Q(7 downto 0) => gmem0_addr_1_read_reg_1333(7 downto 0),
      S(3) => cache_2_U_n_19,
      S(2) => cache_2_U_n_20,
      S(1) => cache_2_U_n_21,
      S(0) => cache_2_U_n_22,
      WEA(0) => cache_2_we1,
      ap_clk => ap_clk,
      cache_0_ce1 => cache_0_ce1,
      cache_2_ce0 => cache_2_ce0,
      mux_1_0(7 downto 0) => mux_1_0(7 downto 0),
      p_27_in => p_27_in,
      ram_reg(7 downto 0) => cache_3_load_2_reg_1379(7 downto 0),
      \tmp19_reg_1417_reg[7]\(3) => cache_2_U_n_23,
      \tmp19_reg_1417_reg[7]\(2) => cache_2_U_n_24,
      \tmp19_reg_1417_reg[7]\(1) => cache_2_U_n_25,
      \tmp19_reg_1417_reg[7]\(0) => cache_2_U_n_26,
      tmp_34_0_0_t_reg_1224(0) => tmp_34_0_0_t_reg_1224(1),
      tmp_34_0_2_t_reg_1231(1 downto 0) => tmp_34_0_2_t_reg_1231(1 downto 0)
    );
cache_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1
     port map (
      ADDRARDADDR(10 downto 0) => cache_3_address1(10 downto 0),
      ADDRBWRADDR(10 downto 0) => cache_3_address0(10 downto 0),
      D(7 downto 0) => I7(7 downto 0),
      DOADO(7 downto 0) => cache_2_load_2_reg_1372(7 downto 0),
      DOBDO(7 downto 0) => cache_2_q0(7 downto 0),
      Q(7 downto 0) => gmem0_addr_1_read_reg_1333(7 downto 0),
      S(3) => cache_2_U_n_19,
      S(2) => cache_2_U_n_20,
      S(1) => cache_2_U_n_21,
      S(0) => cache_2_U_n_22,
      WEA(0) => cache_3_we1,
      \ap_CS_fsm_reg[21]\(1) => ap_CS_fsm_pp1_stage1,
      \ap_CS_fsm_reg[21]\(0) => ap_CS_fsm_pp1_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg_n_3,
      \cache_0_addr_2_reg_1259_reg[10]\(10 downto 0) => cache_3_addr_1_reg_1277(10 downto 0),
      cache_0_ce1 => cache_0_ce1,
      \cache_0_load_2_reg_1358_reg[7]\(7 downto 0) => cache_0_load_2_reg_1358(7 downto 0),
      \cache_1_load_2_reg_1365_reg[7]\(7 downto 0) => cache_1_load_2_reg_1365(7 downto 0),
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_cast_reg_1238_reg[10]\(10 downto 0) => \cols_assign_cast_reg_1238_reg__0\(10 downto 0),
      \cols_assign_cast_reg_1238_reg[3]\ => cache_1_U_n_41,
      \cols_assign_cast_reg_1238_reg[4]\ => cache_1_U_n_42,
      \cols_assign_cast_reg_1238_reg[6]\ => cache_1_U_n_43,
      \cols_assign_reg_377_reg[10]\(10) => \cols_assign_reg_377_reg_n_3_[10]\,
      \cols_assign_reg_377_reg[10]\(9) => \cols_assign_reg_377_reg_n_3_[9]\,
      \cols_assign_reg_377_reg[10]\(8) => \cols_assign_reg_377_reg_n_3_[8]\,
      \cols_assign_reg_377_reg[10]\(7) => \cols_assign_reg_377_reg_n_3_[7]\,
      \cols_assign_reg_377_reg[10]\(6) => \cols_assign_reg_377_reg_n_3_[6]\,
      \cols_assign_reg_377_reg[10]\(5) => \cols_assign_reg_377_reg_n_3_[5]\,
      \cols_assign_reg_377_reg[10]\(4) => \cols_assign_reg_377_reg_n_3_[4]\,
      \cols_assign_reg_377_reg[10]\(3) => \cols_assign_reg_377_reg_n_3_[3]\,
      \cols_assign_reg_377_reg[10]\(2) => \cols_assign_reg_377_reg_n_3_[2]\,
      \cols_assign_reg_377_reg[10]\(1) => \cols_assign_reg_377_reg_n_3_[1]\,
      \cols_assign_reg_377_reg[10]\(0) => \cols_assign_reg_377_reg_n_3_[0]\,
      \j_2_reg_1247_reg[10]\(10 downto 0) => \j_2_reg_1247_reg__0\(10 downto 0),
      p_27_in => p_27_in,
      ram_reg => cache_3_U_n_33,
      ram_reg_0 => cache_3_U_n_34,
      ram_reg_1(7 downto 0) => cache_1_q0(7 downto 0),
      ram_reg_2(7 downto 0) => cache_0_q0(7 downto 0),
      ram_reg_3(7 downto 0) => cache_1_q1(7 downto 0),
      ram_reg_4(7 downto 0) => cache_0_q1(7 downto 0),
      \tmp19_reg_1417_reg[8]\(8 downto 0) => tmp19_fu_947_p2(8 downto 0),
      \tmp20_reg_1422_reg[7]\(7 downto 0) => tmp20_fu_953_p2(7 downto 0),
      tmp_14_reg_1193(1 downto 0) => tmp_14_reg_1193(1 downto 0),
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg_n_3_[0]\,
      \tmp_32_reg_1341_reg[7]\(7 downto 0) => I4(7 downto 0),
      \tmp_33_reg_1347_reg[7]\(7 downto 0) => I8(7 downto 0),
      tmp_34_0_0_t_reg_1224(0) => tmp_34_0_0_t_reg_1224(1),
      tmp_34_0_2_t_reg_1231(1 downto 0) => tmp_34_0_2_t_reg_1231(1 downto 0),
      \tmp_34_0_2_t_reg_1231_reg[1]\(3) => cache_2_U_n_23,
      \tmp_34_0_2_t_reg_1231_reg[1]\(2) => cache_2_U_n_24,
      \tmp_34_0_2_t_reg_1231_reg[1]\(1) => cache_2_U_n_25,
      \tmp_34_0_2_t_reg_1231_reg[1]\(0) => cache_2_U_n_26,
      \tmp_34_reg_1352_reg[7]\(7 downto 0) => I3(7 downto 0),
      \tmp_35_reg_1303_reg[7]\(7 downto 0) => dout(7 downto 0),
      \tmp_36_reg_1308_reg[7]\(7 downto 0) => I2(7 downto 0),
      \tmp_37_reg_1396_reg[7]\(7 downto 0) => I6(7 downto 0),
      \tmp_39_reg_1406_reg[7]\(7 downto 0) => cache_3_load_2_reg_1379(7 downto 0),
      \tmp_43_reg_1411_reg[7]\(7 downto 0) => I5(7 downto 0)
    );
\cols_assign_cast_reg_1238[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(0),
      O => tmp_29_1_fu_716_p1(0)
    );
\cols_assign_cast_reg_1238[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[10]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(10),
      O => tmp_29_1_fu_716_p1(10)
    );
\cols_assign_cast_reg_1238[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[1]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(1),
      O => tmp_29_1_fu_716_p1(1)
    );
\cols_assign_cast_reg_1238[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[2]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(2),
      O => tmp_29_1_fu_716_p1(2)
    );
\cols_assign_cast_reg_1238[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[3]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(3),
      O => tmp_29_1_fu_716_p1(3)
    );
\cols_assign_cast_reg_1238[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[4]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(4),
      O => tmp_29_1_fu_716_p1(4)
    );
\cols_assign_cast_reg_1238[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[5]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(5),
      O => tmp_29_1_fu_716_p1(5)
    );
\cols_assign_cast_reg_1238[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[6]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(6),
      O => tmp_29_1_fu_716_p1(6)
    );
\cols_assign_cast_reg_1238[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[7]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(7),
      O => tmp_29_1_fu_716_p1(7)
    );
\cols_assign_cast_reg_1238[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[8]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(8),
      O => tmp_29_1_fu_716_p1(8)
    );
\cols_assign_cast_reg_1238[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[9]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(9),
      O => tmp_29_1_fu_716_p1(9)
    );
\cols_assign_cast_reg_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(0),
      Q => \cols_assign_cast_reg_1238_reg__0\(0),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(10),
      Q => \cols_assign_cast_reg_1238_reg__0\(10),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(1),
      Q => \cols_assign_cast_reg_1238_reg__0\(1),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(2),
      Q => \cols_assign_cast_reg_1238_reg__0\(2),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(3),
      Q => \cols_assign_cast_reg_1238_reg__0\(3),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(4),
      Q => \cols_assign_cast_reg_1238_reg__0\(4),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(5),
      Q => \cols_assign_cast_reg_1238_reg__0\(5),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(6),
      Q => \cols_assign_cast_reg_1238_reg__0\(6),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(7),
      Q => \cols_assign_cast_reg_1238_reg__0\(7),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(8),
      Q => \cols_assign_cast_reg_1238_reg__0\(8),
      R => '0'
    );
\cols_assign_cast_reg_1238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_29_1_fu_716_p1(9),
      Q => \cols_assign_cast_reg_1238_reg__0\(9),
      R => '0'
    );
\cols_assign_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(0),
      Q => \cols_assign_reg_377_reg_n_3_[0]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(10),
      Q => \cols_assign_reg_377_reg_n_3_[10]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(1),
      Q => \cols_assign_reg_377_reg_n_3_[1]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(2),
      Q => \cols_assign_reg_377_reg_n_3_[2]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(3),
      Q => \cols_assign_reg_377_reg_n_3_[3]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(4),
      Q => \cols_assign_reg_377_reg_n_3_[4]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(5),
      Q => \cols_assign_reg_377_reg_n_3_[5]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(6),
      Q => \cols_assign_reg_377_reg_n_3_[6]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(7),
      Q => \cols_assign_reg_377_reg_n_3_[7]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(8),
      Q => \cols_assign_reg_377_reg_n_3_[8]\,
      R => cols_assign_reg_377
    );
\cols_assign_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cols_assign_reg_3770,
      D => \j_2_reg_1247_reg__0\(9),
      Q => \cols_assign_reg_377_reg_n_3_[9]\,
      R => cols_assign_reg_377
    );
\cond_reg_1140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F10"
    )
        port map (
      I0 => \i_reg_344_reg_n_3_[1]\,
      I1 => p_shl_cast_fu_430_p1(11),
      I2 => ap_CS_fsm_state2,
      I3 => \cond_reg_1140_reg_n_3_[0]\,
      O => \cond_reg_1140[0]_i_1_n_3\
    );
\cond_reg_1140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_1140[0]_i_1_n_3\,
      Q => \cond_reg_1140_reg_n_3_[0]\,
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(0),
      Q => gmem0_addr_1_read_reg_1333(0),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(1),
      Q => gmem0_addr_1_read_reg_1333(1),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(2),
      Q => gmem0_addr_1_read_reg_1333(2),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(3),
      Q => gmem0_addr_1_read_reg_1333(3),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(4),
      Q => gmem0_addr_1_read_reg_1333(4),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(5),
      Q => gmem0_addr_1_read_reg_1333(5),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(6),
      Q => gmem0_addr_1_read_reg_1333(6),
      R => '0'
    );
\gmem0_addr_1_read_reg_1333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => gmem0_RDATA(7),
      Q => gmem0_addr_1_read_reg_1333(7),
      R => '0'
    );
\gmem0_addr_1_reg_1214[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(10),
      I1 => tmp_10_fu_628_p2(10),
      O => \gmem0_addr_1_reg_1214[10]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(9),
      I1 => tmp_10_fu_628_p2(9),
      O => \gmem0_addr_1_reg_1214[10]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(8),
      I1 => tmp_10_fu_628_p2(8),
      O => \gmem0_addr_1_reg_1214[10]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(7),
      I1 => tmp_10_fu_628_p2(7),
      O => \gmem0_addr_1_reg_1214[10]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(3),
      O => \gmem0_addr_1_reg_1214[14]_i_10_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(14),
      I1 => tmp_10_fu_628_p2(14),
      O => \gmem0_addr_1_reg_1214[14]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(13),
      I1 => tmp_10_fu_628_p2(13),
      O => \gmem0_addr_1_reg_1214[14]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(12),
      I1 => tmp_10_fu_628_p2(12),
      O => \gmem0_addr_1_reg_1214[14]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(11),
      I1 => tmp_10_fu_628_p2(11),
      O => \gmem0_addr_1_reg_1214[14]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_reg_1202(2),
      I1 => tmp_s_reg_1202(6),
      O => \gmem0_addr_1_reg_1214[14]_i_7_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_reg_1202(1),
      I1 => tmp_s_reg_1202(5),
      O => \gmem0_addr_1_reg_1214[14]_i_8_n_3\
    );
\gmem0_addr_1_reg_1214[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_14_reg_1193(0),
      I1 => tmp_s_reg_1202(4),
      O => \gmem0_addr_1_reg_1214[14]_i_9_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_reg_1202(3),
      I1 => tmp_s_reg_1202(7),
      O => \gmem0_addr_1_reg_1214[18]_i_10_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(18),
      I1 => tmp_10_fu_628_p2(18),
      O => \gmem0_addr_1_reg_1214[18]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(17),
      I1 => tmp_10_fu_628_p2(17),
      O => \gmem0_addr_1_reg_1214[18]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(16),
      I1 => tmp_10_fu_628_p2(16),
      O => \gmem0_addr_1_reg_1214[18]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(15),
      I1 => tmp_10_fu_628_p2(15),
      O => \gmem0_addr_1_reg_1214[18]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_reg_1202(6),
      I1 => tmp_s_reg_1202(10),
      O => \gmem0_addr_1_reg_1214[18]_i_7_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_reg_1202(5),
      I1 => tmp_s_reg_1202(9),
      O => \gmem0_addr_1_reg_1214[18]_i_8_n_3\
    );
\gmem0_addr_1_reg_1214[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_reg_1202(4),
      I1 => tmp_s_reg_1202(8),
      O => \gmem0_addr_1_reg_1214[18]_i_9_n_3\
    );
\gmem0_addr_1_reg_1214[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[26]_i_2_n_6\,
      I1 => tmp_27_cast_reg_1126(22),
      O => \gmem0_addr_1_reg_1214[22]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(21),
      I1 => tmp_10_fu_628_p2(21),
      O => \gmem0_addr_1_reg_1214[22]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(20),
      I1 => tmp_10_fu_628_p2(20),
      O => \gmem0_addr_1_reg_1214[22]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(19),
      I1 => tmp_10_fu_628_p2(19),
      O => \gmem0_addr_1_reg_1214[22]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(8),
      O => \gmem0_addr_1_reg_1214[26]_i_10_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(7),
      O => \gmem0_addr_1_reg_1214[26]_i_11_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(25),
      I1 => tmp_27_cast_reg_1126(26),
      O => \gmem0_addr_1_reg_1214[26]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(24),
      I1 => tmp_27_cast_reg_1126(25),
      O => \gmem0_addr_1_reg_1214[26]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(23),
      I1 => tmp_27_cast_reg_1126(24),
      O => \gmem0_addr_1_reg_1214[26]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gmem0_addr_1_reg_1214_reg[26]_i_2_n_6\,
      I1 => tmp_27_cast_reg_1126(23),
      O => \gmem0_addr_1_reg_1214[26]_i_6_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(10),
      O => \gmem0_addr_1_reg_1214[26]_i_8_n_3\
    );
\gmem0_addr_1_reg_1214[26]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(9),
      O => \gmem0_addr_1_reg_1214[26]_i_9_n_3\
    );
\gmem0_addr_1_reg_1214[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(29),
      I1 => tmp_27_cast_reg_1126(30),
      O => \gmem0_addr_1_reg_1214[30]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(28),
      I1 => tmp_27_cast_reg_1126(29),
      O => \gmem0_addr_1_reg_1214[30]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(27),
      I1 => tmp_27_cast_reg_1126(28),
      O => \gmem0_addr_1_reg_1214[30]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(26),
      I1 => tmp_27_cast_reg_1126(27),
      O => \gmem0_addr_1_reg_1214[30]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(30),
      I1 => tmp_27_cast_reg_1126(31),
      O => \gmem0_addr_1_reg_1214[31]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(7),
      I1 => tmp_10_fu_628_p2(7),
      O => inter_pix2_sum6_fu_642_p2(7)
    );
\gmem0_addr_1_reg_1214[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_reg_1193(0),
      O => \gmem0_addr_1_reg_1214[7]_i_3_n_3\
    );
\gmem0_addr_1_reg_1214[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(2),
      O => \gmem0_addr_1_reg_1214[7]_i_4_n_3\
    );
\gmem0_addr_1_reg_1214[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_1202(1),
      O => \gmem0_addr_1_reg_1214[7]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(0),
      Q => gmem0_addr_1_reg_1214(0),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(10),
      Q => gmem0_addr_1_reg_1214(10),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_1_reg_1214_reg[10]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[10]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[10]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(10 downto 7),
      O(3 downto 1) => inter_pix2_sum6_fu_642_p2(10 downto 8),
      O(0) => \NLW_gmem0_addr_1_reg_1214_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem0_addr_1_reg_1214[10]_i_2_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[10]_i_3_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[10]_i_4_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[10]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(11),
      Q => gmem0_addr_1_reg_1214(11),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(12),
      Q => gmem0_addr_1_reg_1214(12),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(13),
      Q => gmem0_addr_1_reg_1214(13),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(14),
      Q => gmem0_addr_1_reg_1214(14),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[10]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[14]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[14]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[14]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(14 downto 11),
      O(3 downto 0) => inter_pix2_sum6_fu_642_p2(14 downto 11),
      S(3) => \gmem0_addr_1_reg_1214[14]_i_2_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[14]_i_3_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[14]_i_4_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[14]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[7]_i_2_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[14]_i_6_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[14]_i_6_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[14]_i_6_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[14]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => tmp_s_reg_1202(2 downto 1),
      DI(1) => tmp_14_reg_1193(0),
      DI(0) => '0',
      O(3 downto 0) => tmp_10_fu_628_p2(13 downto 10),
      S(3) => \gmem0_addr_1_reg_1214[14]_i_7_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[14]_i_8_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[14]_i_9_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[14]_i_10_n_3\
    );
\gmem0_addr_1_reg_1214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(15),
      Q => gmem0_addr_1_reg_1214(15),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(16),
      Q => gmem0_addr_1_reg_1214(16),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(17),
      Q => gmem0_addr_1_reg_1214(17),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(18),
      Q => gmem0_addr_1_reg_1214(18),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[14]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[18]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[18]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[18]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(18 downto 15),
      O(3 downto 0) => inter_pix2_sum6_fu_642_p2(18 downto 15),
      S(3) => \gmem0_addr_1_reg_1214[18]_i_2_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[18]_i_3_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[18]_i_4_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[18]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214_reg[18]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[14]_i_6_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[18]_i_6_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[18]_i_6_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[18]_i_6_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[18]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_reg_1202(6 downto 3),
      O(3 downto 0) => tmp_10_fu_628_p2(17 downto 14),
      S(3) => \gmem0_addr_1_reg_1214[18]_i_7_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[18]_i_8_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[18]_i_9_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[18]_i_10_n_3\
    );
\gmem0_addr_1_reg_1214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(19),
      Q => gmem0_addr_1_reg_1214(19),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(1),
      Q => gmem0_addr_1_reg_1214(1),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(20),
      Q => gmem0_addr_1_reg_1214(20),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(21),
      Q => gmem0_addr_1_reg_1214(21),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(22),
      Q => gmem0_addr_1_reg_1214(22),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[18]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[22]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[22]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[22]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(22 downto 19),
      O(3 downto 0) => inter_pix2_sum6_fu_642_p2(22 downto 19),
      S(3) => \gmem0_addr_1_reg_1214[22]_i_2_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[22]_i_3_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[22]_i_4_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[22]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(23),
      Q => gmem0_addr_1_reg_1214(23),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(24),
      Q => gmem0_addr_1_reg_1214(24),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(25),
      Q => gmem0_addr_1_reg_1214(25),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(26),
      Q => gmem0_addr_1_reg_1214(26),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[22]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[26]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[26]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[26]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_27_cast_reg_1126(25 downto 23),
      DI(0) => \gmem0_addr_1_reg_1214_reg[26]_i_2_n_6\,
      O(3 downto 0) => inter_pix2_sum6_fu_642_p2(26 downto 23),
      S(3) => \gmem0_addr_1_reg_1214[26]_i_3_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[26]_i_4_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[26]_i_5_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[26]_i_6_n_3\
    );
\gmem0_addr_1_reg_1214_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[26]_i_7_n_3\,
      CO(3 downto 1) => \NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem0_addr_1_reg_1214_reg[26]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gmem0_addr_1_reg_1214_reg[26]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[18]_i_6_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[26]_i_7_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[26]_i_7_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[26]_i_7_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[26]_i_7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_reg_1202(10 downto 7),
      O(3 downto 0) => tmp_10_fu_628_p2(21 downto 18),
      S(3) => \gmem0_addr_1_reg_1214[26]_i_8_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[26]_i_9_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[26]_i_10_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[26]_i_11_n_3\
    );
\gmem0_addr_1_reg_1214_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(27),
      Q => gmem0_addr_1_reg_1214(27),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(28),
      Q => gmem0_addr_1_reg_1214(28),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(29),
      Q => gmem0_addr_1_reg_1214(29),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(2),
      Q => gmem0_addr_1_reg_1214(2),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(30),
      Q => gmem0_addr_1_reg_1214(30),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[26]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_1214_reg[30]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[30]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[30]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[30]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(29 downto 26),
      O(3 downto 0) => inter_pix2_sum6_fu_642_p2(30 downto 27),
      S(3) => \gmem0_addr_1_reg_1214[30]_i_2_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[30]_i_3_n_3\,
      S(1) => \gmem0_addr_1_reg_1214[30]_i_4_n_3\,
      S(0) => \gmem0_addr_1_reg_1214[30]_i_5_n_3\
    );
\gmem0_addr_1_reg_1214_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(31),
      Q => gmem0_addr_1_reg_1214(31),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1214_reg[30]_i_1_n_3\,
      CO(3 downto 0) => \NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => inter_pix2_sum6_fu_642_p2(31),
      S(3 downto 1) => B"000",
      S(0) => \gmem0_addr_1_reg_1214[31]_i_2_n_3\
    );
\gmem0_addr_1_reg_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(3),
      Q => gmem0_addr_1_reg_1214(3),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(4),
      Q => gmem0_addr_1_reg_1214(4),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(5),
      Q => gmem0_addr_1_reg_1214(5),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => tmp_27_cast_reg_1126(6),
      Q => gmem0_addr_1_reg_1214(6),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(7),
      Q => gmem0_addr_1_reg_1214(7),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_1_reg_1214_reg[7]_i_2_n_3\,
      CO(2) => \gmem0_addr_1_reg_1214_reg[7]_i_2_n_4\,
      CO(1) => \gmem0_addr_1_reg_1214_reg[7]_i_2_n_5\,
      CO(0) => \gmem0_addr_1_reg_1214_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gmem0_addr_1_reg_1214[7]_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 1) => tmp_10_fu_628_p2(9 downto 7),
      O(0) => \NLW_gmem0_addr_1_reg_1214_reg[7]_i_2_O_UNCONNECTED\(0),
      S(3) => \gmem0_addr_1_reg_1214[7]_i_4_n_3\,
      S(2) => \gmem0_addr_1_reg_1214[7]_i_5_n_3\,
      S(1) => tmp_14_reg_1193(0),
      S(0) => '0'
    );
\gmem0_addr_1_reg_1214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(8),
      Q => gmem0_addr_1_reg_1214(8),
      R => '0'
    );
\gmem0_addr_1_reg_1214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => inter_pix2_sum6_fu_642_p2(9),
      Q => gmem0_addr_1_reg_1214(9),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(0),
      Q => gmem0_addr_read_reg_1169(0),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(1),
      Q => gmem0_addr_read_reg_1169(1),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(2),
      Q => gmem0_addr_read_reg_1169(2),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(3),
      Q => gmem0_addr_read_reg_1169(3),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(4),
      Q => gmem0_addr_read_reg_1169(4),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(5),
      Q => gmem0_addr_read_reg_1169(5),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(6),
      Q => gmem0_addr_read_reg_1169(6),
      R => '0'
    );
\gmem0_addr_read_reg_1169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => gmem0_RDATA(7),
      Q => gmem0_addr_read_reg_1169(7),
      R => '0'
    );
\gmem0_addr_reg_1144[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(10),
      I1 => p_shl_cast_fu_430_p1(11),
      O => \gmem0_addr_reg_1144[13]_i_2_n_3\
    );
\gmem0_addr_reg_1144[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(16),
      I1 => tmp_27_cast_reg_1126(17),
      O => \gmem0_addr_reg_1144[17]_i_2_n_3\
    );
\gmem0_addr_reg_1144[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(15),
      I1 => tmp_27_cast_reg_1126(16),
      O => \gmem0_addr_reg_1144[17]_i_3_n_3\
    );
\gmem0_addr_reg_1144[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(14),
      I1 => tmp_27_cast_reg_1126(15),
      O => \gmem0_addr_reg_1144[17]_i_4_n_3\
    );
\gmem0_addr_reg_1144[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(13),
      I1 => tmp_27_cast_reg_1126(14),
      O => \gmem0_addr_reg_1144[17]_i_5_n_3\
    );
\gmem0_addr_reg_1144[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(20),
      I1 => tmp_27_cast_reg_1126(21),
      O => \gmem0_addr_reg_1144[21]_i_2_n_3\
    );
\gmem0_addr_reg_1144[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(19),
      I1 => tmp_27_cast_reg_1126(20),
      O => \gmem0_addr_reg_1144[21]_i_3_n_3\
    );
\gmem0_addr_reg_1144[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(18),
      I1 => tmp_27_cast_reg_1126(19),
      O => \gmem0_addr_reg_1144[21]_i_4_n_3\
    );
\gmem0_addr_reg_1144[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(17),
      I1 => tmp_27_cast_reg_1126(18),
      O => \gmem0_addr_reg_1144[21]_i_5_n_3\
    );
\gmem0_addr_reg_1144[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(24),
      I1 => tmp_27_cast_reg_1126(25),
      O => \gmem0_addr_reg_1144[25]_i_2_n_3\
    );
\gmem0_addr_reg_1144[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(23),
      I1 => tmp_27_cast_reg_1126(24),
      O => \gmem0_addr_reg_1144[25]_i_3_n_3\
    );
\gmem0_addr_reg_1144[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(22),
      I1 => tmp_27_cast_reg_1126(23),
      O => \gmem0_addr_reg_1144[25]_i_4_n_3\
    );
\gmem0_addr_reg_1144[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(21),
      I1 => tmp_27_cast_reg_1126(22),
      O => \gmem0_addr_reg_1144[25]_i_5_n_3\
    );
\gmem0_addr_reg_1144[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(28),
      I1 => tmp_27_cast_reg_1126(29),
      O => \gmem0_addr_reg_1144[29]_i_2_n_3\
    );
\gmem0_addr_reg_1144[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(27),
      I1 => tmp_27_cast_reg_1126(28),
      O => \gmem0_addr_reg_1144[29]_i_3_n_3\
    );
\gmem0_addr_reg_1144[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(26),
      I1 => tmp_27_cast_reg_1126(27),
      O => \gmem0_addr_reg_1144[29]_i_4_n_3\
    );
\gmem0_addr_reg_1144[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(25),
      I1 => tmp_27_cast_reg_1126(26),
      O => \gmem0_addr_reg_1144[29]_i_5_n_3\
    );
\gmem0_addr_reg_1144[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \i_reg_344_reg_n_3_[1]\,
      I1 => p_shl_cast_fu_430_p1(11),
      I2 => ap_CS_fsm_state2,
      O => cond_reg_11400
    );
\gmem0_addr_reg_1144[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(30),
      I1 => tmp_27_cast_reg_1126(31),
      O => \gmem0_addr_reg_1144[31]_i_3_n_3\
    );
\gmem0_addr_reg_1144[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(29),
      I1 => tmp_27_cast_reg_1126(30),
      O => \gmem0_addr_reg_1144[31]_i_4_n_3\
    );
\gmem0_addr_reg_1144[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(9),
      I1 => p_shl_cast_fu_430_p1(11),
      O => \gmem0_addr_reg_1144[9]_i_2_n_3\
    );
\gmem0_addr_reg_1144[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(8),
      I1 => p_shl_cast_fu_430_p1(11),
      O => \gmem0_addr_reg_1144[9]_i_3_n_3\
    );
\gmem0_addr_reg_1144[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_cast_reg_1126(7),
      I1 => p_shl_cast_fu_430_p1(11),
      O => \gmem0_addr_reg_1144[9]_i_4_n_3\
    );
\gmem0_addr_reg_1144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => tmp_27_cast_reg_1126(0),
      Q => gmem0_addr_reg_1144(0),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(10),
      Q => gmem0_addr_reg_1144(10),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(11),
      Q => gmem0_addr_reg_1144(11),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(12),
      Q => gmem0_addr_reg_1144(12),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(13),
      Q => gmem0_addr_reg_1144(13),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_1144_reg[9]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_1144_reg[13]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_1144_reg[13]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_1144_reg[13]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_1144_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"10",
      DI(1 downto 0) => tmp_27_cast_reg_1126(11 downto 10),
      O(3 downto 0) => inter_pix2_sum_fu_466_p2(13 downto 10),
      S(3 downto 1) => tmp_27_cast_reg_1126(13 downto 11),
      S(0) => \gmem0_addr_reg_1144[13]_i_2_n_3\
    );
\gmem0_addr_reg_1144_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(14),
      Q => gmem0_addr_reg_1144(14),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(15),
      Q => gmem0_addr_reg_1144(15),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(16),
      Q => gmem0_addr_reg_1144(16),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(17),
      Q => gmem0_addr_reg_1144(17),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_1144_reg[13]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_1144_reg[17]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_1144_reg[17]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_1144_reg[17]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_1144_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(16 downto 13),
      O(3 downto 0) => inter_pix2_sum_fu_466_p2(17 downto 14),
      S(3) => \gmem0_addr_reg_1144[17]_i_2_n_3\,
      S(2) => \gmem0_addr_reg_1144[17]_i_3_n_3\,
      S(1) => \gmem0_addr_reg_1144[17]_i_4_n_3\,
      S(0) => \gmem0_addr_reg_1144[17]_i_5_n_3\
    );
\gmem0_addr_reg_1144_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(18),
      Q => gmem0_addr_reg_1144(18),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(19),
      Q => gmem0_addr_reg_1144(19),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => tmp_27_cast_reg_1126(1),
      Q => gmem0_addr_reg_1144(1),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(20),
      Q => gmem0_addr_reg_1144(20),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(21),
      Q => gmem0_addr_reg_1144(21),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_1144_reg[17]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_1144_reg[21]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_1144_reg[21]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_1144_reg[21]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_1144_reg[21]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(20 downto 17),
      O(3 downto 0) => inter_pix2_sum_fu_466_p2(21 downto 18),
      S(3) => \gmem0_addr_reg_1144[21]_i_2_n_3\,
      S(2) => \gmem0_addr_reg_1144[21]_i_3_n_3\,
      S(1) => \gmem0_addr_reg_1144[21]_i_4_n_3\,
      S(0) => \gmem0_addr_reg_1144[21]_i_5_n_3\
    );
\gmem0_addr_reg_1144_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(22),
      Q => gmem0_addr_reg_1144(22),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(23),
      Q => gmem0_addr_reg_1144(23),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(24),
      Q => gmem0_addr_reg_1144(24),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(25),
      Q => gmem0_addr_reg_1144(25),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_1144_reg[21]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_1144_reg[25]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_1144_reg[25]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_1144_reg[25]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_1144_reg[25]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(24 downto 21),
      O(3 downto 0) => inter_pix2_sum_fu_466_p2(25 downto 22),
      S(3) => \gmem0_addr_reg_1144[25]_i_2_n_3\,
      S(2) => \gmem0_addr_reg_1144[25]_i_3_n_3\,
      S(1) => \gmem0_addr_reg_1144[25]_i_4_n_3\,
      S(0) => \gmem0_addr_reg_1144[25]_i_5_n_3\
    );
\gmem0_addr_reg_1144_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(26),
      Q => gmem0_addr_reg_1144(26),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(27),
      Q => gmem0_addr_reg_1144(27),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(28),
      Q => gmem0_addr_reg_1144(28),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(29),
      Q => gmem0_addr_reg_1144(29),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_1144_reg[25]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_1144_reg[29]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_1144_reg[29]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_1144_reg[29]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_1144_reg[29]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_27_cast_reg_1126(28 downto 25),
      O(3 downto 0) => inter_pix2_sum_fu_466_p2(29 downto 26),
      S(3) => \gmem0_addr_reg_1144[29]_i_2_n_3\,
      S(2) => \gmem0_addr_reg_1144[29]_i_3_n_3\,
      S(1) => \gmem0_addr_reg_1144[29]_i_4_n_3\,
      S(0) => \gmem0_addr_reg_1144[29]_i_5_n_3\
    );
\gmem0_addr_reg_1144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => tmp_27_cast_reg_1126(2),
      Q => gmem0_addr_reg_1144(2),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(30),
      Q => gmem0_addr_reg_1144(30),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(31),
      Q => gmem0_addr_reg_1144(31),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_1144_reg[29]_i_1_n_3\,
      CO(3 downto 1) => \NLW_gmem0_addr_reg_1144_reg[31]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem0_addr_reg_1144_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_27_cast_reg_1126(29),
      O(3 downto 2) => \NLW_gmem0_addr_reg_1144_reg[31]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => inter_pix2_sum_fu_466_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \gmem0_addr_reg_1144[31]_i_3_n_3\,
      S(0) => \gmem0_addr_reg_1144[31]_i_4_n_3\
    );
\gmem0_addr_reg_1144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => tmp_27_cast_reg_1126(3),
      Q => gmem0_addr_reg_1144(3),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => tmp_27_cast_reg_1126(4),
      Q => gmem0_addr_reg_1144(4),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => tmp_27_cast_reg_1126(5),
      Q => gmem0_addr_reg_1144(5),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(6),
      Q => gmem0_addr_reg_1144(6),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(7),
      Q => gmem0_addr_reg_1144(7),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(8),
      Q => gmem0_addr_reg_1144(8),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cond_reg_11400,
      D => inter_pix2_sum_fu_466_p2(9),
      Q => gmem0_addr_reg_1144(9),
      R => '0'
    );
\gmem0_addr_reg_1144_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_reg_1144_reg[9]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_1144_reg[9]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_1144_reg[9]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_1144_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_27_cast_reg_1126(9 downto 7),
      DI(0) => '0',
      O(3 downto 0) => inter_pix2_sum_fu_466_p2(9 downto 6),
      S(3) => \gmem0_addr_reg_1144[9]_i_2_n_3\,
      S(2) => \gmem0_addr_reg_1144[9]_i_3_n_3\,
      S(1) => \gmem0_addr_reg_1144[9]_i_4_n_3\,
      S(0) => tmp_27_cast_reg_1126(6)
    );
\gmem1_addr_reg_1208[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(10),
      I1 => tmp_8_fu_547_p2(10),
      O => \gmem1_addr_reg_1208[10]_i_2_n_3\
    );
\gmem1_addr_reg_1208[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(9),
      I1 => tmp_8_fu_547_p2(9),
      O => \gmem1_addr_reg_1208[10]_i_3_n_3\
    );
\gmem1_addr_reg_1208[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(8),
      I1 => tmp_8_fu_547_p2(8),
      O => \gmem1_addr_reg_1208[10]_i_4_n_3\
    );
\gmem1_addr_reg_1208[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(7),
      I1 => tmp_8_fu_547_p2(7),
      O => \gmem1_addr_reg_1208[10]_i_5_n_3\
    );
\gmem1_addr_reg_1208[14]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(14),
      O => \gmem1_addr_reg_1208[14]_i_10_n_3\
    );
\gmem1_addr_reg_1208[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(14),
      I1 => tmp_8_fu_547_p2(14),
      O => \gmem1_addr_reg_1208[14]_i_2_n_3\
    );
\gmem1_addr_reg_1208[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(13),
      I1 => tmp_8_fu_547_p2(13),
      O => \gmem1_addr_reg_1208[14]_i_3_n_3\
    );
\gmem1_addr_reg_1208[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(12),
      I1 => tmp_8_fu_547_p2(12),
      O => \gmem1_addr_reg_1208[14]_i_4_n_3\
    );
\gmem1_addr_reg_1208[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(11),
      I1 => tmp_8_fu_547_p2(11),
      O => \gmem1_addr_reg_1208[14]_i_5_n_3\
    );
\gmem1_addr_reg_1208[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(13),
      I1 => p_shl1_cast_fu_531_p1(17),
      O => \gmem1_addr_reg_1208[14]_i_7_n_3\
    );
\gmem1_addr_reg_1208[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(12),
      I1 => p_shl1_cast_fu_531_p1(16),
      O => \gmem1_addr_reg_1208[14]_i_8_n_3\
    );
\gmem1_addr_reg_1208[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => p_shl1_cast_fu_531_p1(15),
      O => \gmem1_addr_reg_1208[14]_i_9_n_3\
    );
\gmem1_addr_reg_1208[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(14),
      I1 => p_shl1_cast_fu_531_p1(18),
      O => \gmem1_addr_reg_1208[18]_i_10_n_3\
    );
\gmem1_addr_reg_1208[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(18),
      I1 => tmp_8_fu_547_p2(18),
      O => \gmem1_addr_reg_1208[18]_i_2_n_3\
    );
\gmem1_addr_reg_1208[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(17),
      I1 => tmp_8_fu_547_p2(17),
      O => \gmem1_addr_reg_1208[18]_i_3_n_3\
    );
\gmem1_addr_reg_1208[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(16),
      I1 => tmp_8_fu_547_p2(16),
      O => \gmem1_addr_reg_1208[18]_i_4_n_3\
    );
\gmem1_addr_reg_1208[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(15),
      I1 => tmp_8_fu_547_p2(15),
      O => \gmem1_addr_reg_1208[18]_i_5_n_3\
    );
\gmem1_addr_reg_1208[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(17),
      I1 => p_shl1_cast_fu_531_p1(21),
      O => \gmem1_addr_reg_1208[18]_i_7_n_3\
    );
\gmem1_addr_reg_1208[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(16),
      I1 => p_shl1_cast_fu_531_p1(20),
      O => \gmem1_addr_reg_1208[18]_i_8_n_3\
    );
\gmem1_addr_reg_1208[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(15),
      I1 => p_shl1_cast_fu_531_p1(19),
      O => \gmem1_addr_reg_1208[18]_i_9_n_3\
    );
\gmem1_addr_reg_1208[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[26]_i_2_n_6\,
      I1 => \tmp_1_cast_reg_1121_reg__0\(22),
      O => \gmem1_addr_reg_1208[22]_i_2_n_3\
    );
\gmem1_addr_reg_1208[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(21),
      I1 => tmp_8_fu_547_p2(21),
      O => \gmem1_addr_reg_1208[22]_i_3_n_3\
    );
\gmem1_addr_reg_1208[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(20),
      I1 => tmp_8_fu_547_p2(20),
      O => \gmem1_addr_reg_1208[22]_i_4_n_3\
    );
\gmem1_addr_reg_1208[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(19),
      I1 => tmp_8_fu_547_p2(19),
      O => \gmem1_addr_reg_1208[22]_i_5_n_3\
    );
\gmem1_addr_reg_1208[26]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(19),
      O => \gmem1_addr_reg_1208[26]_i_10_n_3\
    );
\gmem1_addr_reg_1208[26]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(18),
      O => \gmem1_addr_reg_1208[26]_i_11_n_3\
    );
\gmem1_addr_reg_1208[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(25),
      I1 => \tmp_1_cast_reg_1121_reg__0\(26),
      O => \gmem1_addr_reg_1208[26]_i_3_n_3\
    );
\gmem1_addr_reg_1208[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(24),
      I1 => \tmp_1_cast_reg_1121_reg__0\(25),
      O => \gmem1_addr_reg_1208[26]_i_4_n_3\
    );
\gmem1_addr_reg_1208[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(23),
      I1 => \tmp_1_cast_reg_1121_reg__0\(24),
      O => \gmem1_addr_reg_1208[26]_i_5_n_3\
    );
\gmem1_addr_reg_1208[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gmem1_addr_reg_1208_reg[26]_i_2_n_6\,
      I1 => \tmp_1_cast_reg_1121_reg__0\(23),
      O => \gmem1_addr_reg_1208[26]_i_6_n_3\
    );
\gmem1_addr_reg_1208[26]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(21),
      O => \gmem1_addr_reg_1208[26]_i_8_n_3\
    );
\gmem1_addr_reg_1208[26]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(20),
      O => \gmem1_addr_reg_1208[26]_i_9_n_3\
    );
\gmem1_addr_reg_1208[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(28),
      I1 => \tmp_1_cast_reg_1121_reg__0\(29),
      O => \gmem1_addr_reg_1208[29]_i_2_n_3\
    );
\gmem1_addr_reg_1208[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(27),
      I1 => \tmp_1_cast_reg_1121_reg__0\(28),
      O => \gmem1_addr_reg_1208[29]_i_3_n_3\
    );
\gmem1_addr_reg_1208[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(26),
      I1 => \tmp_1_cast_reg_1121_reg__0\(27),
      O => \gmem1_addr_reg_1208[29]_i_4_n_3\
    );
\gmem1_addr_reg_1208[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_cast_reg_1121_reg__0\(7),
      I1 => tmp_8_fu_547_p2(7),
      O => out_pix4_sum_fu_591_p2(7)
    );
\gmem1_addr_reg_1208[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      O => \gmem1_addr_reg_1208[7]_i_3_n_3\
    );
\gmem1_addr_reg_1208[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(13),
      O => \gmem1_addr_reg_1208[7]_i_4_n_3\
    );
\gmem1_addr_reg_1208[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(12),
      O => \gmem1_addr_reg_1208[7]_i_5_n_3\
    );
\gmem1_addr_reg_1208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(0),
      Q => gmem1_addr_reg_1208(0),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(10),
      Q => gmem1_addr_reg_1208(10),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_reg_1208_reg[10]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[10]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[10]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_cast_reg_1121_reg__0\(10 downto 7),
      O(3 downto 1) => out_pix4_sum_fu_591_p2(10 downto 8),
      O(0) => \NLW_gmem1_addr_reg_1208_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem1_addr_reg_1208[10]_i_2_n_3\,
      S(2) => \gmem1_addr_reg_1208[10]_i_3_n_3\,
      S(1) => \gmem1_addr_reg_1208[10]_i_4_n_3\,
      S(0) => \gmem1_addr_reg_1208[10]_i_5_n_3\
    );
\gmem1_addr_reg_1208_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(11),
      Q => gmem1_addr_reg_1208(11),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(12),
      Q => gmem1_addr_reg_1208(12),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(13),
      Q => gmem1_addr_reg_1208(13),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(14),
      Q => gmem1_addr_reg_1208(14),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[10]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[14]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[14]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[14]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_cast_reg_1121_reg__0\(14 downto 11),
      O(3 downto 0) => out_pix4_sum_fu_591_p2(14 downto 11),
      S(3) => \gmem1_addr_reg_1208[14]_i_2_n_3\,
      S(2) => \gmem1_addr_reg_1208[14]_i_3_n_3\,
      S(1) => \gmem1_addr_reg_1208[14]_i_4_n_3\,
      S(0) => \gmem1_addr_reg_1208[14]_i_5_n_3\
    );
\gmem1_addr_reg_1208_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[7]_i_2_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[14]_i_6_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[14]_i_6_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[14]_i_6_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[14]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl1_cast_fu_531_p1(13 downto 11),
      DI(0) => '0',
      O(3 downto 0) => tmp_8_fu_547_p2(13 downto 10),
      S(3) => \gmem1_addr_reg_1208[14]_i_7_n_3\,
      S(2) => \gmem1_addr_reg_1208[14]_i_8_n_3\,
      S(1) => \gmem1_addr_reg_1208[14]_i_9_n_3\,
      S(0) => \gmem1_addr_reg_1208[14]_i_10_n_3\
    );
\gmem1_addr_reg_1208_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(15),
      Q => gmem1_addr_reg_1208(15),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(16),
      Q => gmem1_addr_reg_1208(16),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(17),
      Q => gmem1_addr_reg_1208(17),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(18),
      Q => gmem1_addr_reg_1208(18),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[14]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[18]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[18]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[18]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_cast_reg_1121_reg__0\(18 downto 15),
      O(3 downto 0) => out_pix4_sum_fu_591_p2(18 downto 15),
      S(3) => \gmem1_addr_reg_1208[18]_i_2_n_3\,
      S(2) => \gmem1_addr_reg_1208[18]_i_3_n_3\,
      S(1) => \gmem1_addr_reg_1208[18]_i_4_n_3\,
      S(0) => \gmem1_addr_reg_1208[18]_i_5_n_3\
    );
\gmem1_addr_reg_1208_reg[18]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[14]_i_6_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[18]_i_6_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[18]_i_6_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[18]_i_6_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[18]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl1_cast_fu_531_p1(17 downto 14),
      O(3 downto 0) => tmp_8_fu_547_p2(17 downto 14),
      S(3) => \gmem1_addr_reg_1208[18]_i_7_n_3\,
      S(2) => \gmem1_addr_reg_1208[18]_i_8_n_3\,
      S(1) => \gmem1_addr_reg_1208[18]_i_9_n_3\,
      S(0) => \gmem1_addr_reg_1208[18]_i_10_n_3\
    );
\gmem1_addr_reg_1208_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(19),
      Q => gmem1_addr_reg_1208(19),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(1),
      Q => gmem1_addr_reg_1208(1),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(20),
      Q => gmem1_addr_reg_1208(20),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(21),
      Q => gmem1_addr_reg_1208(21),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(22),
      Q => gmem1_addr_reg_1208(22),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[18]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[22]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[22]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[22]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_cast_reg_1121_reg__0\(22 downto 19),
      O(3 downto 0) => out_pix4_sum_fu_591_p2(22 downto 19),
      S(3) => \gmem1_addr_reg_1208[22]_i_2_n_3\,
      S(2) => \gmem1_addr_reg_1208[22]_i_3_n_3\,
      S(1) => \gmem1_addr_reg_1208[22]_i_4_n_3\,
      S(0) => \gmem1_addr_reg_1208[22]_i_5_n_3\
    );
\gmem1_addr_reg_1208_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(23),
      Q => gmem1_addr_reg_1208(23),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(24),
      Q => gmem1_addr_reg_1208(24),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(25),
      Q => gmem1_addr_reg_1208(25),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(26),
      Q => gmem1_addr_reg_1208(26),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[22]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[26]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[26]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[26]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp_1_cast_reg_1121_reg__0\(25 downto 23),
      DI(0) => \gmem1_addr_reg_1208_reg[26]_i_2_n_6\,
      O(3 downto 0) => out_pix4_sum_fu_591_p2(26 downto 23),
      S(3) => \gmem1_addr_reg_1208[26]_i_3_n_3\,
      S(2) => \gmem1_addr_reg_1208[26]_i_4_n_3\,
      S(1) => \gmem1_addr_reg_1208[26]_i_5_n_3\,
      S(0) => \gmem1_addr_reg_1208[26]_i_6_n_3\
    );
\gmem1_addr_reg_1208_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[26]_i_7_n_3\,
      CO(3 downto 1) => \NLW_gmem1_addr_reg_1208_reg[26]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem1_addr_reg_1208_reg[26]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmem1_addr_reg_1208_reg[26]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gmem1_addr_reg_1208_reg[26]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[18]_i_6_n_3\,
      CO(3) => \gmem1_addr_reg_1208_reg[26]_i_7_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[26]_i_7_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[26]_i_7_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[26]_i_7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl1_cast_fu_531_p1(21 downto 18),
      O(3 downto 0) => tmp_8_fu_547_p2(21 downto 18),
      S(3) => \gmem1_addr_reg_1208[26]_i_8_n_3\,
      S(2) => \gmem1_addr_reg_1208[26]_i_9_n_3\,
      S(1) => \gmem1_addr_reg_1208[26]_i_10_n_3\,
      S(0) => \gmem1_addr_reg_1208[26]_i_11_n_3\
    );
\gmem1_addr_reg_1208_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(27),
      Q => gmem1_addr_reg_1208(27),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(28),
      Q => gmem1_addr_reg_1208(28),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(29),
      Q => gmem1_addr_reg_1208(29),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_1208_reg[26]_i_1_n_3\,
      CO(3 downto 2) => \NLW_gmem1_addr_reg_1208_reg[29]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem1_addr_reg_1208_reg[29]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[29]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_1_cast_reg_1121_reg__0\(27 downto 26),
      O(3) => \NLW_gmem1_addr_reg_1208_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => out_pix4_sum_fu_591_p2(29 downto 27),
      S(3) => '0',
      S(2) => \gmem1_addr_reg_1208[29]_i_2_n_3\,
      S(1) => \gmem1_addr_reg_1208[29]_i_3_n_3\,
      S(0) => \gmem1_addr_reg_1208[29]_i_4_n_3\
    );
\gmem1_addr_reg_1208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(2),
      Q => gmem1_addr_reg_1208(2),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(3),
      Q => gmem1_addr_reg_1208(3),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(4),
      Q => gmem1_addr_reg_1208(4),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(5),
      Q => gmem1_addr_reg_1208(5),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => \tmp_1_cast_reg_1121_reg__0\(6),
      Q => gmem1_addr_reg_1208(6),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(7),
      Q => gmem1_addr_reg_1208(7),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_reg_1208_reg[7]_i_2_n_3\,
      CO(2) => \gmem1_addr_reg_1208_reg[7]_i_2_n_4\,
      CO(1) => \gmem1_addr_reg_1208_reg[7]_i_2_n_5\,
      CO(0) => \gmem1_addr_reg_1208_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gmem1_addr_reg_1208[7]_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 1) => tmp_8_fu_547_p2(9 downto 7),
      O(0) => \NLW_gmem1_addr_reg_1208_reg[7]_i_2_O_UNCONNECTED\(0),
      S(3) => \gmem1_addr_reg_1208[7]_i_4_n_3\,
      S(2) => \gmem1_addr_reg_1208[7]_i_5_n_3\,
      S(1) => p_shl1_cast_fu_531_p1(11),
      S(0) => '0'
    );
\gmem1_addr_reg_1208_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(8),
      Q => gmem1_addr_reg_1208(8),
      R => '0'
    );
\gmem1_addr_reg_1208_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => out_pix4_sum_fu_591_p2(9),
      Q => gmem1_addr_reg_1208(9),
      R => '0'
    );
\i_1_reg_1135[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => p_shl_cast_fu_430_p1(11),
      I1 => ap_CS_fsm_state2,
      I2 => i_1_reg_1135(0),
      O => \i_1_reg_1135[0]_i_1_n_3\
    );
\i_1_reg_1135[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => p_shl_cast_fu_430_p1(11),
      I1 => \i_reg_344_reg_n_3_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => i_1_reg_1135(1),
      O => \i_1_reg_1135[1]_i_1_n_3\
    );
\i_1_reg_1135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_reg_1135[0]_i_1_n_3\,
      Q => i_1_reg_1135(0),
      R => '0'
    );
\i_1_reg_1135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_reg_1135[1]_i_1_n_3\,
      Q => i_1_reg_1135(1),
      R => '0'
    );
\i_2_reg_1178[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      O => i_2_fu_505_p2(0)
    );
\i_2_reg_1178[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(18),
      I1 => \i_2_reg_1178[10]_i_2_n_3\,
      I2 => p_shl1_cast_fu_531_p1(19),
      I3 => p_shl1_cast_fu_531_p1(11),
      I4 => p_shl1_cast_fu_531_p1(20),
      I5 => p_shl1_cast_fu_531_p1(21),
      O => i_2_fu_505_p2(10)
    );
\i_2_reg_1178[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(16),
      I1 => p_shl1_cast_fu_531_p1(15),
      I2 => p_shl1_cast_fu_531_p1(14),
      I3 => p_shl1_cast_fu_531_p1(12),
      I4 => p_shl1_cast_fu_531_p1(13),
      I5 => p_shl1_cast_fu_531_p1(17),
      O => \i_2_reg_1178[10]_i_2_n_3\
    );
\i_2_reg_1178[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => p_shl1_cast_fu_531_p1(12),
      O => i_2_fu_505_p2(1)
    );
\i_2_reg_1178[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => p_shl1_cast_fu_531_p1(12),
      I2 => p_shl1_cast_fu_531_p1(13),
      O => i_2_fu_505_p2(2)
    );
\i_2_reg_1178[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => p_shl1_cast_fu_531_p1(12),
      I2 => p_shl1_cast_fu_531_p1(13),
      I3 => p_shl1_cast_fu_531_p1(14),
      O => i_2_fu_505_p2(3)
    );
\i_2_reg_1178[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(14),
      I1 => p_shl1_cast_fu_531_p1(13),
      I2 => p_shl1_cast_fu_531_p1(12),
      I3 => p_shl1_cast_fu_531_p1(11),
      I4 => p_shl1_cast_fu_531_p1(15),
      O => i_2_fu_505_p2(4)
    );
\i_2_reg_1178[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(13),
      I1 => p_shl1_cast_fu_531_p1(12),
      I2 => p_shl1_cast_fu_531_p1(11),
      I3 => p_shl1_cast_fu_531_p1(14),
      I4 => p_shl1_cast_fu_531_p1(15),
      I5 => p_shl1_cast_fu_531_p1(16),
      O => i_2_fu_505_p2(5)
    );
\i_2_reg_1178[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => \i_2_reg_1178[6]_i_2_n_3\,
      I2 => p_shl1_cast_fu_531_p1(14),
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => p_shl1_cast_fu_531_p1(16),
      I5 => p_shl1_cast_fu_531_p1(17),
      O => i_2_fu_505_p2(6)
    );
\i_2_reg_1178[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(12),
      I1 => p_shl1_cast_fu_531_p1(13),
      O => \i_2_reg_1178[6]_i_2_n_3\
    );
\i_2_reg_1178[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => \i_2_reg_1178[10]_i_2_n_3\,
      I2 => p_shl1_cast_fu_531_p1(18),
      O => i_2_fu_505_p2(7)
    );
\i_2_reg_1178[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => \i_2_reg_1178[10]_i_2_n_3\,
      I2 => p_shl1_cast_fu_531_p1(18),
      I3 => p_shl1_cast_fu_531_p1(19),
      O => i_2_fu_505_p2(8)
    );
\i_2_reg_1178[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(11),
      I1 => p_shl1_cast_fu_531_p1(18),
      I2 => \i_2_reg_1178[10]_i_2_n_3\,
      I3 => p_shl1_cast_fu_531_p1(19),
      I4 => p_shl1_cast_fu_531_p1(20),
      O => i_2_fu_505_p2(9)
    );
\i_2_reg_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(0),
      Q => i_2_reg_1178(0),
      R => '0'
    );
\i_2_reg_1178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(10),
      Q => i_2_reg_1178(10),
      R => '0'
    );
\i_2_reg_1178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(1),
      Q => i_2_reg_1178(1),
      R => '0'
    );
\i_2_reg_1178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(2),
      Q => i_2_reg_1178(2),
      R => '0'
    );
\i_2_reg_1178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(3),
      Q => i_2_reg_1178(3),
      R => '0'
    );
\i_2_reg_1178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(4),
      Q => i_2_reg_1178(4),
      R => '0'
    );
\i_2_reg_1178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(5),
      Q => i_2_reg_1178(5),
      R => '0'
    );
\i_2_reg_1178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(6),
      Q => i_2_reg_1178(6),
      R => '0'
    );
\i_2_reg_1178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(7),
      Q => i_2_reg_1178(7),
      R => '0'
    );
\i_2_reg_1178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(8),
      Q => i_2_reg_1178(8),
      R => '0'
    );
\i_2_reg_1178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_2_fu_505_p2(9),
      Q => i_2_reg_1178(9),
      R => '0'
    );
\i_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_AXILiteS_s_axi_U_n_4,
      Q => p_shl_cast_fu_430_p1(11),
      R => '0'
    );
\i_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_AXILiteS_s_axi_U_n_3,
      Q => \i_reg_344_reg_n_3_[1]\,
      R => '0'
    );
\j_2_reg_1247[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => \j_2_reg_1247_reg__0\(0),
      O => j_2_fu_682_p2(0)
    );
\j_2_reg_1247[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555EAAAAAAA"
    )
        port map (
      I0 => \j_2_reg_1247[10]_i_3_n_3\,
      I1 => \j_2_reg_1247_reg__0\(8),
      I2 => \j_2_reg_1247_reg__0\(9),
      I3 => \j_2_reg_1247_reg__0\(7),
      I4 => \j_2_reg_1247[10]_i_4_n_3\,
      I5 => tmp_29_1_fu_716_p1(10),
      O => j_2_fu_682_p2(10)
    );
\j_2_reg_1247[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[8]\,
      I1 => \cols_assign_reg_377_reg_n_3_[9]\,
      I2 => \cols_assign_reg_377_reg_n_3_[7]\,
      I3 => \j_2_reg_1247[8]_i_2_n_3\,
      O => \j_2_reg_1247[10]_i_3_n_3\
    );
\j_2_reg_1247[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(5),
      I1 => \j_2_reg_1247_reg__0\(3),
      I2 => \j_2_reg_1247[4]_i_3_n_3\,
      I3 => \j_2_reg_1247_reg__0\(4),
      I4 => \j_2_reg_1247_reg__0\(6),
      O => \j_2_reg_1247[10]_i_4_n_3\
    );
\j_2_reg_1247[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(0),
      I1 => \cols_assign_reg_377_reg_n_3_[0]\,
      I2 => \j_2_reg_1247_reg__0\(1),
      I3 => cache_3_U_n_33,
      I4 => \cols_assign_reg_377_reg_n_3_[1]\,
      O => j_2_fu_682_p2(1)
    );
\j_2_reg_1247[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C7F7F7FB3808080"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[0]\,
      I1 => cache_3_U_n_33,
      I2 => \cols_assign_reg_377_reg_n_3_[1]\,
      I3 => \j_2_reg_1247_reg__0\(0),
      I4 => \j_2_reg_1247_reg__0\(1),
      I5 => tmp_29_1_fu_716_p1(2),
      O => j_2_fu_682_p2(2)
    );
\j_2_reg_1247[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55155555AAEAAAAA"
    )
        port map (
      I0 => \j_2_reg_1247[3]_i_2_n_3\,
      I1 => \j_2_reg_1247_reg__0\(1),
      I2 => \j_2_reg_1247_reg__0\(0),
      I3 => cache_3_U_n_33,
      I4 => \j_2_reg_1247_reg__0\(2),
      I5 => tmp_29_1_fu_716_p1(3),
      O => j_2_fu_682_p2(3)
    );
\j_2_reg_1247[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA000000000000"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[1]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => \cols_assign_reg_377_reg_n_3_[0]\,
      I5 => \cols_assign_reg_377_reg_n_3_[2]\,
      O => \j_2_reg_1247[3]_i_2_n_3\
    );
\j_2_reg_1247[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515EAEAEA15EA"
    )
        port map (
      I0 => \j_2_reg_1247[4]_i_2_n_3\,
      I1 => \j_2_reg_1247[4]_i_3_n_3\,
      I2 => \j_2_reg_1247_reg__0\(3),
      I3 => \j_2_reg_1247_reg__0\(4),
      I4 => cache_3_U_n_33,
      I5 => \cols_assign_reg_377_reg_n_3_[4]\,
      O => j_2_fu_682_p2(4)
    );
\j_2_reg_1247[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[2]\,
      I1 => \cols_assign_reg_377_reg_n_3_[0]\,
      I2 => cache_3_U_n_33,
      I3 => \cols_assign_reg_377_reg_n_3_[1]\,
      I4 => \cols_assign_reg_377_reg_n_3_[3]\,
      O => \j_2_reg_1247[4]_i_2_n_3\
    );
\j_2_reg_1247[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(1),
      I1 => \j_2_reg_1247_reg__0\(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I4 => ap_enable_reg_pp1_iter1_reg_n_3,
      I5 => \j_2_reg_1247_reg__0\(2),
      O => \j_2_reg_1247[4]_i_3_n_3\
    );
\j_2_reg_1247[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111EEE1E"
    )
        port map (
      I0 => \j_2_reg_1247[6]_i_2_n_3\,
      I1 => \j_2_reg_1247[5]_i_2_n_3\,
      I2 => \j_2_reg_1247_reg__0\(5),
      I3 => cache_3_U_n_33,
      I4 => \cols_assign_reg_377_reg_n_3_[5]\,
      O => j_2_fu_682_p2(5)
    );
\j_2_reg_1247[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(3),
      I1 => \j_2_reg_1247_reg__0\(1),
      I2 => \j_2_reg_1247_reg__0\(0),
      I3 => cache_3_U_n_33,
      I4 => \j_2_reg_1247_reg__0\(2),
      I5 => \j_2_reg_1247_reg__0\(4),
      O => \j_2_reg_1247[5]_i_2_n_3\
    );
\j_2_reg_1247[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070707F8F8F807F8"
    )
        port map (
      I0 => \j_2_reg_1247[6]_i_2_n_3\,
      I1 => \cols_assign_reg_377_reg_n_3_[5]\,
      I2 => \j_2_reg_1247[6]_i_3_n_3\,
      I3 => \j_2_reg_1247_reg__0\(6),
      I4 => cache_3_U_n_33,
      I5 => \cols_assign_reg_377_reg_n_3_[6]\,
      O => j_2_fu_682_p2(6)
    );
\j_2_reg_1247[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[3]\,
      I1 => \cols_assign_reg_377_reg_n_3_[1]\,
      I2 => cache_3_U_n_33,
      I3 => \cols_assign_reg_377_reg_n_3_[0]\,
      I4 => \cols_assign_reg_377_reg_n_3_[2]\,
      I5 => \cols_assign_reg_377_reg_n_3_[4]\,
      O => \j_2_reg_1247[6]_i_2_n_3\
    );
\j_2_reg_1247[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(4),
      I1 => \j_2_reg_1247_reg__0\(2),
      I2 => \j_2_reg_1247[6]_i_4_n_3\,
      I3 => \j_2_reg_1247_reg__0\(1),
      I4 => \j_2_reg_1247_reg__0\(3),
      I5 => \j_2_reg_1247_reg__0\(5),
      O => \j_2_reg_1247[6]_i_3_n_3\
    );
\j_2_reg_1247[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \j_2_reg_1247[6]_i_4_n_3\
    );
\j_2_reg_1247[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111EEE1E"
    )
        port map (
      I0 => \j_2_reg_1247[8]_i_2_n_3\,
      I1 => \j_2_reg_1247[10]_i_4_n_3\,
      I2 => \j_2_reg_1247_reg__0\(7),
      I3 => cache_3_U_n_33,
      I4 => \cols_assign_reg_377_reg_n_3_[7]\,
      O => j_2_fu_682_p2(7)
    );
\j_2_reg_1247[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777F888"
    )
        port map (
      I0 => \j_2_reg_1247[8]_i_2_n_3\,
      I1 => \cols_assign_reg_377_reg_n_3_[7]\,
      I2 => \j_2_reg_1247[10]_i_4_n_3\,
      I3 => \j_2_reg_1247_reg__0\(7),
      I4 => tmp_29_1_fu_716_p1(8),
      O => j_2_fu_682_p2(8)
    );
\j_2_reg_1247[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[5]\,
      I1 => \cols_assign_reg_377_reg_n_3_[3]\,
      I2 => \j_2_reg_1247[3]_i_2_n_3\,
      I3 => \cols_assign_reg_377_reg_n_3_[4]\,
      I4 => \cols_assign_reg_377_reg_n_3_[6]\,
      O => \j_2_reg_1247[8]_i_2_n_3\
    );
\j_2_reg_1247[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5655A6AA"
    )
        port map (
      I0 => \j_2_reg_1247[9]_i_2_n_3\,
      I1 => \j_2_reg_1247_reg__0\(9),
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => \cols_assign_reg_377_reg_n_3_[9]\,
      O => j_2_fu_682_p2(9)
    );
\j_2_reg_1247[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \j_2_reg_1247[10]_i_4_n_3\,
      I1 => \j_2_reg_1247_reg__0\(7),
      I2 => \j_2_reg_1247_reg__0\(8),
      I3 => \j_2_reg_1247[8]_i_2_n_3\,
      I4 => \cols_assign_reg_377_reg_n_3_[7]\,
      I5 => \cols_assign_reg_377_reg_n_3_[8]\,
      O => \j_2_reg_1247[9]_i_2_n_3\
    );
\j_2_reg_1247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(0),
      Q => \j_2_reg_1247_reg__0\(0),
      R => '0'
    );
\j_2_reg_1247_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(10),
      Q => \j_2_reg_1247_reg__0\(10),
      R => '0'
    );
\j_2_reg_1247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(1),
      Q => \j_2_reg_1247_reg__0\(1),
      R => '0'
    );
\j_2_reg_1247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(2),
      Q => \j_2_reg_1247_reg__0\(2),
      R => '0'
    );
\j_2_reg_1247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(3),
      Q => \j_2_reg_1247_reg__0\(3),
      R => '0'
    );
\j_2_reg_1247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(4),
      Q => \j_2_reg_1247_reg__0\(4),
      R => '0'
    );
\j_2_reg_1247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(5),
      Q => \j_2_reg_1247_reg__0\(5),
      R => '0'
    );
\j_2_reg_1247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(6),
      Q => \j_2_reg_1247_reg__0\(6),
      R => '0'
    );
\j_2_reg_1247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(7),
      Q => \j_2_reg_1247_reg__0\(7),
      R => '0'
    );
\j_2_reg_1247_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(8),
      Q => \j_2_reg_1247_reg__0\(8),
      R => '0'
    );
\j_2_reg_1247_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => j_2_fu_682_p2(9),
      Q => \j_2_reg_1247_reg__0\(9),
      R => '0'
    );
\j_reg_355[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_reg_355_reg__0\(0),
      O => j_1_fu_487_p2(0)
    );
\j_reg_355[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_355[10]_i_4_n_3\,
      I1 => \j_reg_355_reg__0\(6),
      I2 => \j_reg_355_reg__0\(8),
      I3 => \j_reg_355_reg__0\(7),
      I4 => \j_reg_355_reg__0\(9),
      I5 => \j_reg_355_reg__0\(10),
      O => j_1_fu_487_p2(10)
    );
\j_reg_355[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_reg_355_reg__0\(4),
      I1 => \j_reg_355_reg__0\(2),
      I2 => \j_reg_355_reg__0\(0),
      I3 => \j_reg_355_reg__0\(1),
      I4 => \j_reg_355_reg__0\(3),
      I5 => \j_reg_355_reg__0\(5),
      O => \j_reg_355[10]_i_4_n_3\
    );
\j_reg_355[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_355_reg__0\(0),
      I1 => \j_reg_355_reg__0\(1),
      O => j_1_fu_487_p2(1)
    );
\j_reg_355[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_355_reg__0\(1),
      I1 => \j_reg_355_reg__0\(0),
      I2 => \j_reg_355_reg__0\(2),
      O => j_1_fu_487_p2(2)
    );
\j_reg_355[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_355_reg__0\(2),
      I1 => \j_reg_355_reg__0\(0),
      I2 => \j_reg_355_reg__0\(1),
      I3 => \j_reg_355_reg__0\(3),
      O => j_1_fu_487_p2(3)
    );
\j_reg_355[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_355_reg__0\(3),
      I1 => \j_reg_355_reg__0\(1),
      I2 => \j_reg_355_reg__0\(0),
      I3 => \j_reg_355_reg__0\(2),
      I4 => \j_reg_355_reg__0\(4),
      O => j_1_fu_487_p2(4)
    );
\j_reg_355[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_355_reg__0\(4),
      I1 => \j_reg_355_reg__0\(2),
      I2 => \j_reg_355_reg__0\(0),
      I3 => \j_reg_355_reg__0\(1),
      I4 => \j_reg_355_reg__0\(3),
      I5 => \j_reg_355_reg__0\(5),
      O => j_1_fu_487_p2(5)
    );
\j_reg_355[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_355[10]_i_4_n_3\,
      I1 => \j_reg_355_reg__0\(6),
      O => j_1_fu_487_p2(6)
    );
\j_reg_355[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_355[10]_i_4_n_3\,
      I1 => \j_reg_355_reg__0\(6),
      I2 => \j_reg_355_reg__0\(7),
      O => j_1_fu_487_p2(7)
    );
\j_reg_355[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_355[10]_i_4_n_3\,
      I1 => \j_reg_355_reg__0\(6),
      I2 => \j_reg_355_reg__0\(7),
      I3 => \j_reg_355_reg__0\(8),
      O => j_1_fu_487_p2(8)
    );
\j_reg_355[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_355[10]_i_4_n_3\,
      I1 => \j_reg_355_reg__0\(6),
      I2 => \j_reg_355_reg__0\(7),
      I3 => \j_reg_355_reg__0\(8),
      I4 => \j_reg_355_reg__0\(9),
      O => j_1_fu_487_p2(9)
    );
\j_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(0),
      Q => \j_reg_355_reg__0\(0),
      R => clear
    );
\j_reg_355_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(10),
      Q => \j_reg_355_reg__0\(10),
      R => clear
    );
\j_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(1),
      Q => \j_reg_355_reg__0\(1),
      R => clear
    );
\j_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(2),
      Q => \j_reg_355_reg__0\(2),
      R => clear
    );
\j_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(3),
      Q => \j_reg_355_reg__0\(3),
      R => clear
    );
\j_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(4),
      Q => \j_reg_355_reg__0\(4),
      R => clear
    );
\j_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(5),
      Q => \j_reg_355_reg__0\(5),
      R => clear
    );
\j_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(6),
      Q => \j_reg_355_reg__0\(6),
      R => clear
    );
\j_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(7),
      Q => \j_reg_355_reg__0\(7),
      R => clear
    );
\j_reg_355_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(8),
      Q => \j_reg_355_reg__0\(8),
      R => clear
    );
\j_reg_355_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_16,
      D => j_1_fu_487_p2(9),
      Q => \j_reg_355_reg__0\(9),
      R => clear
    );
\or_cond2_reg_1253[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \or_cond2_reg_1253[0]_i_4_n_3\,
      I1 => \or_cond2_reg_1253[0]_i_5_n_3\,
      I2 => cache_3_U_n_33,
      I3 => \or_cond2_reg_1253[0]_i_6_n_3\,
      I4 => \tmp_6_reg_1183_reg_n_3_[0]\,
      I5 => \tmp_7_reg_1188_reg_n_3_[0]\,
      O => or_cond2_fu_710_p2
    );
\or_cond2_reg_1253[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000800"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_i_3_n_3,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \j_2_reg_1247_reg__0\(0),
      O => \or_cond2_reg_1253[0]_i_3_n_3\
    );
\or_cond2_reg_1253[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FF02"
    )
        port map (
      I0 => \j_2_reg_1247[10]_i_4_n_3\,
      I1 => \or_cond2_reg_1253[0]_i_7_n_3\,
      I2 => \j_2_reg_1247_reg__0\(7),
      I3 => \j_2_reg_1247[8]_i_2_n_3\,
      I4 => \or_cond2_reg_1253[0]_i_8_n_3\,
      I5 => \cols_assign_reg_377_reg_n_3_[7]\,
      O => \or_cond2_reg_1253[0]_i_4_n_3\
    );
\or_cond2_reg_1253[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(9),
      I1 => \j_2_reg_1247_reg__0\(10),
      I2 => \j_2_reg_1247_reg__0\(8),
      I3 => \j_2_reg_1247_reg__0\(7),
      I4 => \j_2_reg_1247_reg__0\(0),
      I5 => \tmp_16_reg_1243[0]_i_6_n_3\,
      O => \or_cond2_reg_1253[0]_i_5_n_3\
    );
\or_cond2_reg_1253[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => cache_3_U_n_33,
      I1 => \cols_assign_reg_377_reg_n_3_[8]\,
      I2 => \cols_assign_reg_377_reg_n_3_[7]\,
      I3 => \cols_assign_reg_377_reg_n_3_[10]\,
      I4 => \cols_assign_reg_377_reg_n_3_[9]\,
      I5 => \tmp_16_reg_1243[0]_i_5_n_3\,
      O => \or_cond2_reg_1253[0]_i_6_n_3\
    );
\or_cond2_reg_1253[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(9),
      I1 => \j_2_reg_1247_reg__0\(8),
      I2 => \j_2_reg_1247_reg__0\(10),
      O => \or_cond2_reg_1253[0]_i_7_n_3\
    );
\or_cond2_reg_1253[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[9]\,
      I1 => \cols_assign_reg_377_reg_n_3_[8]\,
      I2 => \cols_assign_reg_377_reg_n_3_[10]\,
      O => \or_cond2_reg_1253[0]_i_8_n_3\
    );
\or_cond2_reg_1253_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => or_cond2_reg_1253,
      Q => or_cond2_reg_1253_pp1_iter1_reg,
      R => '0'
    );
\or_cond2_reg_1253_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => or_cond2_reg_1253_pp1_iter1_reg,
      Q => or_cond2_reg_1253_pp1_iter2_reg,
      R => '0'
    );
\or_cond2_reg_1253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cache_0_addr_2_reg_12590,
      D => or_cond2_fu_710_p2,
      Q => or_cond2_reg_1253,
      R => '0'
    );
\rows_assign_reg_366[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_344_reg_n_3_[1]\,
      I2 => p_shl_cast_fu_430_p1(11),
      O => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(0),
      Q => p_shl1_cast_fu_531_p1(11),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(10),
      Q => p_shl1_cast_fu_531_p1(21),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(1),
      Q => p_shl1_cast_fu_531_p1(12),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(2),
      Q => p_shl1_cast_fu_531_p1(13),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(3),
      Q => p_shl1_cast_fu_531_p1(14),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(4),
      Q => p_shl1_cast_fu_531_p1(15),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(5),
      Q => p_shl1_cast_fu_531_p1(16),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(6),
      Q => p_shl1_cast_fu_531_p1(17),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(7),
      Q => p_shl1_cast_fu_531_p1(18),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(8),
      Q => p_shl1_cast_fu_531_p1(19),
      R => ap_NS_fsm141_out
    );
\rows_assign_reg_366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_BREADY,
      D => i_2_reg_1178(9),
      Q => p_shl1_cast_fu_531_p1(20),
      R => ap_NS_fsm141_out
    );
sobel_filter_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => ap_NS_fsm142_out,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \ap_CS_fsm_reg[0]\ => sobel_filter_AXILiteS_s_axi_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      i_1_reg_1135(1 downto 0) => i_1_reg_1135(1 downto 0),
      \i_reg_344_reg[0]\ => sobel_filter_AXILiteS_s_axi_U_n_4,
      \i_reg_344_reg[1]\ => sobel_filter_AXILiteS_s_axi_U_n_3,
      \i_reg_344_reg[1]_0\ => \i_reg_344_reg_n_3_[1]\,
      inter_pix(31 downto 0) => inter_pix(31 downto 0),
      interrupt => interrupt,
      \out\(1) => s_axi_AXILiteS_RVALID,
      \out\(0) => s_axi_AXILiteS_ARREADY,
      out_pix(29 downto 0) => out_pix(31 downto 2),
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(11),
      \rows_assign_reg_366_reg[10]\(10 downto 0) => p_shl1_cast_fu_531_p1(21 downto 11),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID(2) => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_BVALID(1) => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_BVALID(0) => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      \tmp_7_reg_1188_reg[0]\ => sobel_filter_AXILiteS_s_axi_U_n_9
    );
sobel_filter_gmem0_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      D(32) => m_axi_gmem0_RLAST,
      D(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      E(0) => cache_0_addr_reg_11590,
      I_RDATA(7 downto 0) => gmem0_RDATA(7 downto 0),
      I_RVALID => sobel_filter_gmem0_m_axi_U_n_4,
      Q(0) => \j_2_reg_1247_reg__0\(0),
      SR(0) => clear,
      WEA(0) => cache_0_we0,
      \ap_CS_fsm_reg[21]\(6) => ap_CS_fsm_pp1_stage1,
      \ap_CS_fsm_reg[21]\(5) => ap_CS_fsm_pp1_stage0,
      \ap_CS_fsm_reg[21]\(4) => ap_CS_fsm_state16,
      \ap_CS_fsm_reg[21]\(3) => ap_CS_fsm_state15,
      \ap_CS_fsm_reg[21]\(2) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[21]\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[21]\(0) => ap_CS_fsm_state2,
      ap_CS_fsm_state9 => ap_CS_fsm_state9,
      ap_NS_fsm(4) => ap_NS_fsm(21),
      ap_NS_fsm(3 downto 2) => ap_NS_fsm(14 downto 13),
      ap_NS_fsm(1 downto 0) => ap_NS_fsm(3 downto 2),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => sobel_filter_gmem0_m_axi_U_n_14,
      ap_enable_reg_pp0_iter1_reg => sobel_filter_gmem0_m_axi_U_n_3,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter2_reg => sobel_filter_gmem0_m_axi_U_n_5,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => \ap_CS_fsm[21]_i_3_n_3\,
      ap_enable_reg_pp1_iter1_reg => sobel_filter_gmem0_m_axi_U_n_6,
      ap_enable_reg_pp1_iter1_reg_0 => sobel_filter_gmem0_m_axi_U_n_7,
      ap_enable_reg_pp1_iter1_reg_1 => cache_3_U_n_33,
      ap_enable_reg_pp1_iter1_reg_2 => ap_enable_reg_pp1_iter1_reg_n_3,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg => sobel_filter_gmem0_m_axi_U_n_27,
      ap_enable_reg_pp1_iter2_reg_0 => sobel_filter_gmem1_m_axi_U_n_11,
      ap_reg_ioackin_gmem0_ARREADY => ap_reg_ioackin_gmem0_ARREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cache_0_ce0 => cache_0_ce0,
      cache_0_ce1 => cache_0_ce1,
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_reg_377_reg[7]\ => \tmp_16_reg_1243[0]_i_3_n_3\,
      \cond_reg_1140_reg[0]\ => \cond_reg_1140_reg_n_3_[0]\,
      \gmem0_addr_1_read_reg_1333_reg[0]\(0) => gmem0_addr_1_read_reg_13330,
      \gmem0_addr_1_reg_1214_reg[31]\(31 downto 0) => gmem0_addr_1_reg_1214(31 downto 0),
      \gmem0_addr_read_reg_1169_reg[0]\(0) => p_25_in,
      \gmem0_addr_reg_1144_reg[31]\(31 downto 0) => gmem0_addr_reg_1144(31 downto 0),
      \i_reg_344_reg[1]\ => \i_reg_344_reg_n_3_[1]\,
      \j_2_reg_1247_reg[7]\ => ap_enable_reg_pp1_iter1_i_3_n_3,
      \j_reg_355_reg[0]\(0) => sobel_filter_gmem0_m_axi_U_n_16,
      \j_reg_355_reg[5]\ => \ap_CS_fsm[10]_i_2_n_3\,
      m_axi_gmem0_ARADDR(29 downto 0) => \^m_axi_gmem0_araddr\(31 downto 2),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      or_cond2_reg_1253_pp1_iter2_reg => or_cond2_reg_1253_pp1_iter2_reg,
      p_27_in => p_27_in,
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(11),
      ram_reg(0) => cache_1_we0,
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg_n_3_[0]\,
      tmp_25_fu_1048_p2(5 downto 0) => tmp_25_fu_1048_p2(7 downto 2),
      \val_reg_1457_reg[0]\(0) => val_reg_1457,
      \y_weight_1_2_reg_1391_reg[10]\(0) => ap_enable_reg_pp1_iter10
    );
sobel_filter_gmem1_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi
     port map (
      AWLEN(3 downto 0) => \^m_axi_gmem1_awlen\(3 downto 0),
      E(0) => cache_0_addr_2_reg_12590,
      I_RVALID => sobel_filter_gmem0_m_axi_U_n_4,
      Q(4) => \ap_CS_fsm_reg_n_3_[26]\,
      Q(3) => ap_CS_fsm_pp1_stage1,
      Q(2) => ap_CS_fsm_pp1_stage0,
      Q(1) => ap_CS_fsm_state22,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => cols_assign_reg_377,
      WEA(0) => cache_2_we1,
      WEBWE(0) => cache_0_we1,
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg_n_3_[18]\,
      \ap_CS_fsm_reg[21]\ => sobel_filter_gmem1_m_axi_U_n_11,
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg_n_3_[25]\,
      ap_NS_fsm(4) => ap_NS_fsm(26),
      ap_NS_fsm(3) => ap_NS_fsm(22),
      ap_NS_fsm(2 downto 1) => ap_NS_fsm(20 downto 19),
      ap_NS_fsm(0) => ap_NS_fsm(11),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => sobel_filter_gmem1_m_axi_U_n_9,
      ap_enable_reg_pp1_iter0_reg_0 => sobel_filter_gmem0_m_axi_U_n_7,
      ap_enable_reg_pp1_iter0_reg_1 => \ap_CS_fsm[21]_i_3_n_3\,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg_n_3,
      ap_enable_reg_pp1_iter1_reg_0 => cache_3_U_n_33,
      ap_enable_reg_pp1_iter1_reg_1 => \or_cond2_reg_1253[0]_i_3_n_3\,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3_reg => sobel_filter_gmem1_m_axi_U_n_3,
      ap_enable_reg_pp1_iter3_reg_0 => ap_enable_reg_pp1_iter3_reg_n_3,
      ap_reg_ioackin_gmem1_WREADY => ap_reg_ioackin_gmem1_WREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cache_2_ce0 => cache_2_ce0,
      \cols_assign_cast_reg_1238_reg[0]\(0) => ap_enable_reg_pp1_iter31,
      \cols_assign_reg_377_reg[0]\(0) => cols_assign_reg_3770,
      \cols_assign_reg_377_reg[7]\ => \tmp_16_reg_1243[0]_i_3_n_3\,
      \data_p2_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_24,
      \gmem1_addr_reg_1208_reg[29]\(29 downto 0) => gmem1_addr_reg_1208(29 downto 0),
      \i_reg_344_reg[1]\ => \i_reg_344_reg_n_3_[1]\,
      \j_2_reg_1247_reg[0]\(0) => sel,
      \j_2_reg_1247_reg[10]\ => \tmp_16_reg_1243[0]_i_4_n_3\,
      m_axi_gmem1_AWADDR(29 downto 0) => \^m_axi_gmem1_awaddr\(31 downto 2),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      p_27_in => p_27_in,
      p_shl_cast_fu_430_p1(0) => p_shl_cast_fu_430_p1(11),
      ram_reg(0) => cache_1_we1,
      ram_reg_0(0) => cache_3_we1,
      \rows_assign_reg_366_reg[0]\(0) => gmem1_BREADY,
      \tmp_11_t_reg_1220_reg[1]\(1 downto 0) => tmp_11_t_reg_1220(1 downto 0),
      \tmp_16_reg_1243_reg[0]\ => \tmp_16_reg_1243_reg_n_3_[0]\,
      \val_reg_1457_reg[7]\(7) => \val_reg_1457_reg_n_3_[7]\,
      \val_reg_1457_reg[7]\(6) => \val_reg_1457_reg_n_3_[6]\,
      \val_reg_1457_reg[7]\(5) => \val_reg_1457_reg_n_3_[5]\,
      \val_reg_1457_reg[7]\(4) => \val_reg_1457_reg_n_3_[4]\,
      \val_reg_1457_reg[7]\(3) => \val_reg_1457_reg_n_3_[3]\,
      \val_reg_1457_reg[7]\(2) => \val_reg_1457_reg_n_3_[2]\,
      \val_reg_1457_reg[7]\(1) => \val_reg_1457_reg_n_3_[1]\,
      \val_reg_1457_reg[7]\(0) => \val_reg_1457_reg_n_3_[0]\
    );
\tmp19_reg_1417[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(3),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(3),
      O => mux_1_0(3)
    );
\tmp19_reg_1417[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(2),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(2),
      O => mux_1_0(2)
    );
\tmp19_reg_1417[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(1),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(1),
      O => mux_1_0(1)
    );
\tmp19_reg_1417[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(0),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(0),
      O => mux_1_0(0)
    );
\tmp19_reg_1417[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(7),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(7),
      O => mux_1_0(7)
    );
\tmp19_reg_1417[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(6),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(6),
      O => mux_1_0(6)
    );
\tmp19_reg_1417[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(5),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(5),
      O => mux_1_0(5)
    );
\tmp19_reg_1417[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cache_1_load_2_reg_1365(4),
      I1 => tmp_34_0_2_t_reg_1231(0),
      I2 => cache_0_load_2_reg_1358(4),
      O => mux_1_0(4)
    );
\tmp19_reg_1417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(0),
      Q => tmp19_reg_1417(0),
      R => '0'
    );
\tmp19_reg_1417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(1),
      Q => tmp19_reg_1417(1),
      R => '0'
    );
\tmp19_reg_1417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(2),
      Q => tmp19_reg_1417(2),
      R => '0'
    );
\tmp19_reg_1417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(3),
      Q => tmp19_reg_1417(3),
      R => '0'
    );
\tmp19_reg_1417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(4),
      Q => tmp19_reg_1417(4),
      R => '0'
    );
\tmp19_reg_1417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(5),
      Q => tmp19_reg_1417(5),
      R => '0'
    );
\tmp19_reg_1417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(6),
      Q => tmp19_reg_1417(6),
      R => '0'
    );
\tmp19_reg_1417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(7),
      Q => tmp19_reg_1417(7),
      R => '0'
    );
\tmp19_reg_1417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp19_fu_947_p2(8),
      Q => tmp19_reg_1417(8),
      R => '0'
    );
\tmp20_reg_1422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(0),
      Q => tmp20_reg_1422(0),
      R => '0'
    );
\tmp20_reg_1422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(1),
      Q => tmp20_reg_1422(1),
      R => '0'
    );
\tmp20_reg_1422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(2),
      Q => tmp20_reg_1422(2),
      R => '0'
    );
\tmp20_reg_1422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(3),
      Q => tmp20_reg_1422(3),
      R => '0'
    );
\tmp20_reg_1422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(4),
      Q => tmp20_reg_1422(4),
      R => '0'
    );
\tmp20_reg_1422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(5),
      Q => tmp20_reg_1422(5),
      R => '0'
    );
\tmp20_reg_1422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(6),
      Q => tmp20_reg_1422(6),
      R => '0'
    );
\tmp20_reg_1422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => tmp20_fu_953_p2(7),
      Q => tmp20_reg_1422(7),
      R => '0'
    );
\tmp_11_t_reg_1220[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_reg_1193(1),
      O => tmp_11_t_fu_657_p2(1)
    );
\tmp_11_t_reg_1220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_24,
      D => tmp_14_reg_1193(0),
      Q => tmp_11_t_reg_1220(0),
      R => '0'
    );
\tmp_11_t_reg_1220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_24,
      D => tmp_11_t_fu_657_p2(1),
      Q => tmp_11_t_reg_1220(1),
      R => '0'
    );
\tmp_14_reg_1193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => p_shl1_cast_fu_531_p1(11),
      Q => tmp_14_reg_1193(0),
      R => '0'
    );
\tmp_14_reg_1193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => p_shl1_cast_fu_531_p1(12),
      Q => tmp_14_reg_1193(1),
      R => '0'
    );
\tmp_16_reg_1243[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => \tmp_16_reg_1243[0]_i_3_n_3\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \tmp_16_reg_1243_reg_n_3_[0]\,
      I3 => \tmp_16_reg_1243[0]_i_4_n_3\,
      O => tmp_16_fu_676_p2
    );
\tmp_16_reg_1243[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[7]\,
      I1 => \cols_assign_reg_377_reg_n_3_[9]\,
      I2 => \cols_assign_reg_377_reg_n_3_[8]\,
      I3 => \cols_assign_reg_377_reg_n_3_[10]\,
      I4 => \tmp_16_reg_1243[0]_i_5_n_3\,
      O => \tmp_16_reg_1243[0]_i_3_n_3\
    );
\tmp_16_reg_1243[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \tmp_16_reg_1243[0]_i_6_n_3\,
      I1 => \j_2_reg_1247_reg__0\(10),
      I2 => \j_2_reg_1247_reg__0\(8),
      I3 => \j_2_reg_1247_reg__0\(9),
      I4 => \j_2_reg_1247_reg__0\(7),
      I5 => \j_2_reg_1247_reg__0\(0),
      O => \tmp_16_reg_1243[0]_i_4_n_3\
    );
\tmp_16_reg_1243[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_16_reg_1243[0]_i_7_n_3\,
      I1 => \cols_assign_reg_377_reg_n_3_[0]\,
      I2 => \cols_assign_reg_377_reg_n_3_[5]\,
      I3 => \cols_assign_reg_377_reg_n_3_[6]\,
      O => \tmp_16_reg_1243[0]_i_5_n_3\
    );
\tmp_16_reg_1243[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \j_2_reg_1247_reg__0\(5),
      I1 => \j_2_reg_1247_reg__0\(6),
      I2 => \j_2_reg_1247_reg__0\(3),
      I3 => \j_2_reg_1247_reg__0\(4),
      I4 => \j_2_reg_1247_reg__0\(2),
      I5 => \j_2_reg_1247_reg__0\(1),
      O => \tmp_16_reg_1243[0]_i_6_n_3\
    );
\tmp_16_reg_1243[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cols_assign_reg_377_reg_n_3_[2]\,
      I1 => \cols_assign_reg_377_reg_n_3_[1]\,
      I2 => \cols_assign_reg_377_reg_n_3_[4]\,
      I3 => \cols_assign_reg_377_reg_n_3_[3]\,
      O => \tmp_16_reg_1243[0]_i_7_n_3\
    );
\tmp_16_reg_1243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_16_fu_676_p2,
      Q => \tmp_16_reg_1243_reg_n_3_[0]\,
      R => '0'
    );
\tmp_19_reg_1427[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => x_weight_2_2_fu_989_p2(8),
      I1 => x_weight_2_2_fu_989_p2(3),
      I2 => x_weight_2_2_fu_989_p2(4),
      I3 => x_weight_2_2_fu_989_p2(0),
      I4 => \tmp_19_reg_1427[0]_i_5_n_3\,
      I5 => x_weight_2_2_fu_989_p2(10),
      O => tmp_19_fu_1001_p2
    );
\tmp_19_reg_1427[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_38_reg_1401(2),
      I1 => tmp19_reg_1417(2),
      I2 => tmp_39_reg_1406(1),
      O => \tmp_19_reg_1427[0]_i_10_n_3\
    );
\tmp_19_reg_1427[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_39_reg_1406(2),
      I1 => tmp_38_reg_1401(3),
      I2 => tmp19_reg_1417(3),
      I3 => \tmp_19_reg_1427[0]_i_9_n_3\,
      O => \tmp_19_reg_1427[0]_i_11_n_3\
    );
\tmp_19_reg_1427[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_38_reg_1401(2),
      I1 => tmp_39_reg_1406(1),
      I2 => tmp19_reg_1417(2),
      I3 => tmp_39_reg_1406(0),
      I4 => tmp19_reg_1417(1),
      O => \tmp_19_reg_1427[0]_i_12_n_3\
    );
\tmp_19_reg_1427[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_39_reg_1406(0),
      I1 => tmp19_reg_1417(1),
      I2 => tmp_38_reg_1401(1),
      O => \tmp_19_reg_1427[0]_i_13_n_3\
    );
\tmp_19_reg_1427[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_38_reg_1401(0),
      I1 => tmp19_reg_1417(0),
      O => \tmp_19_reg_1427[0]_i_14_n_3\
    );
\tmp_19_reg_1427[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_39_reg_1406(5),
      I1 => x_weight_0_2_reg_1386(6),
      I2 => tmp19_reg_1417(6),
      O => \tmp_19_reg_1427[0]_i_15_n_3\
    );
\tmp_19_reg_1427[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_39_reg_1406(4),
      I1 => tmp_38_reg_1401(5),
      I2 => tmp19_reg_1417(5),
      O => \tmp_19_reg_1427[0]_i_16_n_3\
    );
\tmp_19_reg_1427[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_39_reg_1406(3),
      I1 => tmp_38_reg_1401(4),
      I2 => tmp19_reg_1417(4),
      O => \tmp_19_reg_1427[0]_i_17_n_3\
    );
\tmp_19_reg_1427[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_39_reg_1406(2),
      I1 => tmp_38_reg_1401(3),
      I2 => tmp19_reg_1417(3),
      O => \tmp_19_reg_1427[0]_i_18_n_3\
    );
\tmp_19_reg_1427[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_39_reg_1406(6),
      I1 => x_weight_0_2_reg_1386(7),
      I2 => tmp19_reg_1417(7),
      I3 => \tmp_19_reg_1427[0]_i_15_n_3\,
      O => \tmp_19_reg_1427[0]_i_19_n_3\
    );
\tmp_19_reg_1427[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_39_reg_1406(5),
      I1 => x_weight_0_2_reg_1386(6),
      I2 => tmp19_reg_1417(6),
      I3 => \tmp_19_reg_1427[0]_i_16_n_3\,
      O => \tmp_19_reg_1427[0]_i_20_n_3\
    );
\tmp_19_reg_1427[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_39_reg_1406(4),
      I1 => tmp_38_reg_1401(5),
      I2 => tmp19_reg_1417(5),
      I3 => \tmp_19_reg_1427[0]_i_17_n_3\,
      O => \tmp_19_reg_1427[0]_i_21_n_3\
    );
\tmp_19_reg_1427[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_39_reg_1406(3),
      I1 => tmp_38_reg_1401(4),
      I2 => tmp19_reg_1417(4),
      I3 => \tmp_19_reg_1427[0]_i_18_n_3\,
      O => \tmp_19_reg_1427[0]_i_22_n_3\
    );
\tmp_19_reg_1427[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => x_weight_2_2_fu_989_p2(2),
      I1 => x_weight_2_2_fu_989_p2(1),
      I2 => x_weight_2_2_fu_989_p2(5),
      I3 => x_weight_2_2_fu_989_p2(6),
      I4 => x_weight_2_2_fu_989_p2(7),
      I5 => x_weight_2_2_fu_989_p2(9),
      O => \tmp_19_reg_1427[0]_i_5_n_3\
    );
\tmp_19_reg_1427[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_39_reg_1406(6),
      I1 => x_weight_0_2_reg_1386(7),
      I2 => tmp19_reg_1417(7),
      O => \tmp_19_reg_1427[0]_i_6_n_3\
    );
\tmp_19_reg_1427[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => tmp19_reg_1417(8),
      I1 => x_weight_0_2_reg_1386(8),
      I2 => tmp_39_reg_1406(7),
      I3 => x_weight_0_2_reg_1386(9),
      O => \tmp_19_reg_1427[0]_i_7_n_3\
    );
\tmp_19_reg_1427[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_19_reg_1427[0]_i_6_n_3\,
      I1 => tmp_39_reg_1406(7),
      I2 => x_weight_0_2_reg_1386(8),
      I3 => tmp19_reg_1417(8),
      O => \tmp_19_reg_1427[0]_i_8_n_3\
    );
\tmp_19_reg_1427[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_38_reg_1401(2),
      I1 => tmp_39_reg_1406(1),
      I2 => tmp19_reg_1417(2),
      O => \tmp_19_reg_1427[0]_i_9_n_3\
    );
\tmp_19_reg_1427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_19_fu_1001_p2,
      Q => tmp_19_reg_1427,
      R => '0'
    );
\tmp_19_reg_1427_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1427_reg[0]_i_4_n_3\,
      CO(3 downto 2) => \NLW_tmp_19_reg_1427_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_19_reg_1427_reg[0]_i_2_n_5\,
      CO(0) => \tmp_19_reg_1427_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x_weight_0_2_reg_1386(9),
      DI(0) => \tmp_19_reg_1427[0]_i_6_n_3\,
      O(3) => \NLW_tmp_19_reg_1427_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => x_weight_2_2_fu_989_p2(10 downto 8),
      S(3) => '0',
      S(2) => x_weight_0_2_reg_1386(10),
      S(1) => \tmp_19_reg_1427[0]_i_7_n_3\,
      S(0) => \tmp_19_reg_1427[0]_i_8_n_3\
    );
\tmp_19_reg_1427_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_reg_1427_reg[0]_i_3_n_3\,
      CO(2) => \tmp_19_reg_1427_reg[0]_i_3_n_4\,
      CO(1) => \tmp_19_reg_1427_reg[0]_i_3_n_5\,
      CO(0) => \tmp_19_reg_1427_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \tmp_19_reg_1427[0]_i_9_n_3\,
      DI(2) => \tmp_19_reg_1427[0]_i_10_n_3\,
      DI(1 downto 0) => tmp_38_reg_1401(1 downto 0),
      O(3 downto 0) => x_weight_2_2_fu_989_p2(3 downto 0),
      S(3) => \tmp_19_reg_1427[0]_i_11_n_3\,
      S(2) => \tmp_19_reg_1427[0]_i_12_n_3\,
      S(1) => \tmp_19_reg_1427[0]_i_13_n_3\,
      S(0) => \tmp_19_reg_1427[0]_i_14_n_3\
    );
\tmp_19_reg_1427_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1427_reg[0]_i_3_n_3\,
      CO(3) => \tmp_19_reg_1427_reg[0]_i_4_n_3\,
      CO(2) => \tmp_19_reg_1427_reg[0]_i_4_n_4\,
      CO(1) => \tmp_19_reg_1427_reg[0]_i_4_n_5\,
      CO(0) => \tmp_19_reg_1427_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \tmp_19_reg_1427[0]_i_15_n_3\,
      DI(2) => \tmp_19_reg_1427[0]_i_16_n_3\,
      DI(1) => \tmp_19_reg_1427[0]_i_17_n_3\,
      DI(0) => \tmp_19_reg_1427[0]_i_18_n_3\,
      O(3 downto 0) => x_weight_2_2_fu_989_p2(7 downto 4),
      S(3) => \tmp_19_reg_1427[0]_i_19_n_3\,
      S(2) => \tmp_19_reg_1427[0]_i_20_n_3\,
      S(1) => \tmp_19_reg_1427[0]_i_21_n_3\,
      S(0) => \tmp_19_reg_1427[0]_i_22_n_3\
    );
\tmp_1_cast_reg_1121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(2),
      Q => \tmp_1_cast_reg_1121_reg__0\(0),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(12),
      Q => \tmp_1_cast_reg_1121_reg__0\(10),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(13),
      Q => \tmp_1_cast_reg_1121_reg__0\(11),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(14),
      Q => \tmp_1_cast_reg_1121_reg__0\(12),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(15),
      Q => \tmp_1_cast_reg_1121_reg__0\(13),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(16),
      Q => \tmp_1_cast_reg_1121_reg__0\(14),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(17),
      Q => \tmp_1_cast_reg_1121_reg__0\(15),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(18),
      Q => \tmp_1_cast_reg_1121_reg__0\(16),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(19),
      Q => \tmp_1_cast_reg_1121_reg__0\(17),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(20),
      Q => \tmp_1_cast_reg_1121_reg__0\(18),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(21),
      Q => \tmp_1_cast_reg_1121_reg__0\(19),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(3),
      Q => \tmp_1_cast_reg_1121_reg__0\(1),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(22),
      Q => \tmp_1_cast_reg_1121_reg__0\(20),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(23),
      Q => \tmp_1_cast_reg_1121_reg__0\(21),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(24),
      Q => \tmp_1_cast_reg_1121_reg__0\(22),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(25),
      Q => \tmp_1_cast_reg_1121_reg__0\(23),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(26),
      Q => \tmp_1_cast_reg_1121_reg__0\(24),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(27),
      Q => \tmp_1_cast_reg_1121_reg__0\(25),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(28),
      Q => \tmp_1_cast_reg_1121_reg__0\(26),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(29),
      Q => \tmp_1_cast_reg_1121_reg__0\(27),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(30),
      Q => \tmp_1_cast_reg_1121_reg__0\(28),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(31),
      Q => \tmp_1_cast_reg_1121_reg__0\(29),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(4),
      Q => \tmp_1_cast_reg_1121_reg__0\(2),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(5),
      Q => \tmp_1_cast_reg_1121_reg__0\(3),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(6),
      Q => \tmp_1_cast_reg_1121_reg__0\(4),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(7),
      Q => \tmp_1_cast_reg_1121_reg__0\(5),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(8),
      Q => \tmp_1_cast_reg_1121_reg__0\(6),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(9),
      Q => \tmp_1_cast_reg_1121_reg__0\(7),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(10),
      Q => \tmp_1_cast_reg_1121_reg__0\(8),
      R => '0'
    );
\tmp_1_cast_reg_1121_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => out_pix(11),
      Q => \tmp_1_cast_reg_1121_reg__0\(9),
      R => '0'
    );
\tmp_22_reg_1442[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \tmp_22_reg_1442[0]_i_2_n_3\,
      I1 => \tmp_45_reg_1447_reg[7]_i_1_n_8\,
      I2 => \tmp_45_reg_1447_reg[7]_i_1_n_7\,
      I3 => \tmp_22_reg_1442_reg[0]_i_3_n_10\,
      I4 => \tmp_22_reg_1442_reg[0]_i_3_n_9\,
      I5 => \tmp_22_reg_1442_reg[0]_i_3_n_8\,
      O => tmp_22_fu_1022_p2
    );
\tmp_22_reg_1442[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[7]_i_1_n_9\,
      I1 => \tmp_45_reg_1447_reg[3]_i_1_n_7\,
      I2 => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      I3 => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      I4 => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      I5 => \tmp_45_reg_1447_reg[7]_i_1_n_10\,
      O => \tmp_22_reg_1442[0]_i_2_n_3\
    );
\tmp_22_reg_1442[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(7),
      I1 => tmp_43_reg_1411(7),
      I2 => y_weight_1_2_reg_1391(7),
      O => \tmp_22_reg_1442[0]_i_4_n_3\
    );
\tmp_22_reg_1442[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_weight_1_2_reg_1391(9),
      I1 => y_weight_1_2_reg_1391(10),
      O => \tmp_22_reg_1442[0]_i_5_n_3\
    );
\tmp_22_reg_1442[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_weight_1_2_reg_1391(8),
      I1 => y_weight_1_2_reg_1391(9),
      O => \tmp_22_reg_1442[0]_i_6_n_3\
    );
\tmp_22_reg_1442[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B24D"
    )
        port map (
      I0 => y_weight_1_2_reg_1391(7),
      I1 => tmp_43_reg_1411(7),
      I2 => tmp_37_reg_1396(7),
      I3 => y_weight_1_2_reg_1391(8),
      O => \tmp_22_reg_1442[0]_i_7_n_3\
    );
\tmp_22_reg_1442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_22_fu_1022_p2,
      Q => tmp_22_reg_1442,
      R => '0'
    );
\tmp_22_reg_1442_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_reg_1447_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_tmp_22_reg_1442_reg[0]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_reg_1442_reg[0]_i_3_n_5\,
      CO(0) => \tmp_22_reg_1442_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => y_weight_1_2_reg_1391(8),
      DI(0) => \tmp_22_reg_1442[0]_i_4_n_3\,
      O(3) => \NLW_tmp_22_reg_1442_reg[0]_i_3_O_UNCONNECTED\(3),
      O(2) => \tmp_22_reg_1442_reg[0]_i_3_n_8\,
      O(1) => \tmp_22_reg_1442_reg[0]_i_3_n_9\,
      O(0) => \tmp_22_reg_1442_reg[0]_i_3_n_10\,
      S(3) => '0',
      S(2) => \tmp_22_reg_1442[0]_i_5_n_3\,
      S(1) => \tmp_22_reg_1442[0]_i_6_n_3\,
      S(0) => \tmp_22_reg_1442[0]_i_7_n_3\
    );
\tmp_27_cast_reg_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(0),
      Q => tmp_27_cast_reg_1126(0),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(10),
      Q => tmp_27_cast_reg_1126(10),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(11),
      Q => tmp_27_cast_reg_1126(11),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(12),
      Q => tmp_27_cast_reg_1126(12),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(13),
      Q => tmp_27_cast_reg_1126(13),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(14),
      Q => tmp_27_cast_reg_1126(14),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(15),
      Q => tmp_27_cast_reg_1126(15),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(16),
      Q => tmp_27_cast_reg_1126(16),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(17),
      Q => tmp_27_cast_reg_1126(17),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(18),
      Q => tmp_27_cast_reg_1126(18),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(19),
      Q => tmp_27_cast_reg_1126(19),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(1),
      Q => tmp_27_cast_reg_1126(1),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(20),
      Q => tmp_27_cast_reg_1126(20),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(21),
      Q => tmp_27_cast_reg_1126(21),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(22),
      Q => tmp_27_cast_reg_1126(22),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(23),
      Q => tmp_27_cast_reg_1126(23),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(24),
      Q => tmp_27_cast_reg_1126(24),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(25),
      Q => tmp_27_cast_reg_1126(25),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(26),
      Q => tmp_27_cast_reg_1126(26),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(27),
      Q => tmp_27_cast_reg_1126(27),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(28),
      Q => tmp_27_cast_reg_1126(28),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(29),
      Q => tmp_27_cast_reg_1126(29),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(2),
      Q => tmp_27_cast_reg_1126(2),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(30),
      Q => tmp_27_cast_reg_1126(30),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(31),
      Q => tmp_27_cast_reg_1126(31),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(3),
      Q => tmp_27_cast_reg_1126(3),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(4),
      Q => tmp_27_cast_reg_1126(4),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(5),
      Q => tmp_27_cast_reg_1126(5),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(6),
      Q => tmp_27_cast_reg_1126(6),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(7),
      Q => tmp_27_cast_reg_1126(7),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(8),
      Q => tmp_27_cast_reg_1126(8),
      R => '0'
    );
\tmp_27_cast_reg_1126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm142_out,
      D => inter_pix(9),
      Q => tmp_27_cast_reg_1126(9),
      R => '0'
    );
\tmp_32_reg_1341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(0),
      Q => tmp_32_reg_1341(0),
      R => '0'
    );
\tmp_32_reg_1341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(1),
      Q => tmp_32_reg_1341(1),
      R => '0'
    );
\tmp_32_reg_1341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(2),
      Q => tmp_32_reg_1341(2),
      R => '0'
    );
\tmp_32_reg_1341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(3),
      Q => tmp_32_reg_1341(3),
      R => '0'
    );
\tmp_32_reg_1341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(4),
      Q => tmp_32_reg_1341(4),
      R => '0'
    );
\tmp_32_reg_1341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(5),
      Q => tmp_32_reg_1341(5),
      R => '0'
    );
\tmp_32_reg_1341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(6),
      Q => tmp_32_reg_1341(6),
      R => '0'
    );
\tmp_32_reg_1341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I4(7),
      Q => tmp_32_reg_1341(7),
      R => '0'
    );
\tmp_33_reg_1347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(0),
      Q => tmp_33_reg_1347(0),
      R => '0'
    );
\tmp_33_reg_1347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(1),
      Q => tmp_33_reg_1347(1),
      R => '0'
    );
\tmp_33_reg_1347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(2),
      Q => tmp_33_reg_1347(2),
      R => '0'
    );
\tmp_33_reg_1347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(3),
      Q => tmp_33_reg_1347(3),
      R => '0'
    );
\tmp_33_reg_1347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(4),
      Q => tmp_33_reg_1347(4),
      R => '0'
    );
\tmp_33_reg_1347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(5),
      Q => tmp_33_reg_1347(5),
      R => '0'
    );
\tmp_33_reg_1347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(6),
      Q => tmp_33_reg_1347(6),
      R => '0'
    );
\tmp_33_reg_1347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I8(7),
      Q => tmp_33_reg_1347(7),
      R => '0'
    );
\tmp_34_0_0_t_reg_1224[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_14_reg_1193(1),
      I1 => tmp_14_reg_1193(0),
      O => tmp_34_0_0_t_fu_662_p2(1)
    );
\tmp_34_0_0_t_reg_1224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_24,
      D => tmp_34_0_0_t_fu_662_p2(1),
      Q => tmp_34_0_0_t_reg_1224(1),
      R => '0'
    );
\tmp_34_0_2_t_reg_1231[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_reg_1193(0),
      O => \tmp_34_0_2_t_reg_1231[0]_i_1_n_3\
    );
\tmp_34_0_2_t_reg_1231[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1193(0),
      I1 => tmp_14_reg_1193(1),
      O => tmp_34_0_2_t_fu_667_p2(1)
    );
\tmp_34_0_2_t_reg_1231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_24,
      D => \tmp_34_0_2_t_reg_1231[0]_i_1_n_3\,
      Q => tmp_34_0_2_t_reg_1231(0),
      R => '0'
    );
\tmp_34_0_2_t_reg_1231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_24,
      D => tmp_34_0_2_t_fu_667_p2(1),
      Q => tmp_34_0_2_t_reg_1231(1),
      R => '0'
    );
\tmp_34_reg_1352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(0),
      Q => tmp_34_reg_1352(0),
      R => '0'
    );
\tmp_34_reg_1352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(1),
      Q => tmp_34_reg_1352(1),
      R => '0'
    );
\tmp_34_reg_1352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(2),
      Q => tmp_34_reg_1352(2),
      R => '0'
    );
\tmp_34_reg_1352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(3),
      Q => tmp_34_reg_1352(3),
      R => '0'
    );
\tmp_34_reg_1352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(4),
      Q => tmp_34_reg_1352(4),
      R => '0'
    );
\tmp_34_reg_1352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(5),
      Q => tmp_34_reg_1352(5),
      R => '0'
    );
\tmp_34_reg_1352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(6),
      Q => tmp_34_reg_1352(6),
      R => '0'
    );
\tmp_34_reg_1352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => I3(7),
      Q => tmp_34_reg_1352(7),
      R => '0'
    );
\tmp_35_reg_1303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(0),
      Q => tmp_35_reg_1303(0),
      R => '0'
    );
\tmp_35_reg_1303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(1),
      Q => tmp_35_reg_1303(1),
      R => '0'
    );
\tmp_35_reg_1303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(2),
      Q => tmp_35_reg_1303(2),
      R => '0'
    );
\tmp_35_reg_1303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(3),
      Q => tmp_35_reg_1303(3),
      R => '0'
    );
\tmp_35_reg_1303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(4),
      Q => tmp_35_reg_1303(4),
      R => '0'
    );
\tmp_35_reg_1303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(5),
      Q => tmp_35_reg_1303(5),
      R => '0'
    );
\tmp_35_reg_1303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(6),
      Q => tmp_35_reg_1303(6),
      R => '0'
    );
\tmp_35_reg_1303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => dout(7),
      Q => tmp_35_reg_1303(7),
      R => '0'
    );
\tmp_36_reg_1308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(0),
      Q => tmp_36_reg_1308(0),
      R => '0'
    );
\tmp_36_reg_1308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(1),
      Q => tmp_36_reg_1308(1),
      R => '0'
    );
\tmp_36_reg_1308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(2),
      Q => tmp_36_reg_1308(2),
      R => '0'
    );
\tmp_36_reg_1308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(3),
      Q => tmp_36_reg_1308(3),
      R => '0'
    );
\tmp_36_reg_1308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(4),
      Q => tmp_36_reg_1308(4),
      R => '0'
    );
\tmp_36_reg_1308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(5),
      Q => tmp_36_reg_1308(5),
      R => '0'
    );
\tmp_36_reg_1308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(6),
      Q => tmp_36_reg_1308(6),
      R => '0'
    );
\tmp_36_reg_1308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_read_reg_13330,
      D => I2(7),
      Q => tmp_36_reg_1308(7),
      R => '0'
    );
\tmp_37_reg_1396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(0),
      Q => tmp_37_reg_1396(0),
      R => '0'
    );
\tmp_37_reg_1396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(1),
      Q => tmp_37_reg_1396(1),
      R => '0'
    );
\tmp_37_reg_1396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(2),
      Q => tmp_37_reg_1396(2),
      R => '0'
    );
\tmp_37_reg_1396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(3),
      Q => tmp_37_reg_1396(3),
      R => '0'
    );
\tmp_37_reg_1396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(4),
      Q => tmp_37_reg_1396(4),
      R => '0'
    );
\tmp_37_reg_1396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(5),
      Q => tmp_37_reg_1396(5),
      R => '0'
    );
\tmp_37_reg_1396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(6),
      Q => tmp_37_reg_1396(6),
      R => '0'
    );
\tmp_37_reg_1396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I6(7),
      Q => tmp_37_reg_1396(7),
      R => '0'
    );
\tmp_38_reg_1401[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFE01FE0101FE"
    )
        port map (
      I0 => tmp_33_reg_1347(1),
      I1 => tmp_32_reg_1341(1),
      I2 => tmp_34_reg_1352(1),
      I3 => tmp_34_reg_1352(3),
      I4 => tmp_32_reg_1341(3),
      I5 => tmp_33_reg_1347(2),
      O => \tmp_38_reg_1401[0]_i_2_n_3\
    );
\tmp_38_reg_1401[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(2),
      I1 => tmp_34_reg_1352(2),
      O => \tmp_38_reg_1401[0]_i_3_n_3\
    );
\tmp_38_reg_1401[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_34_reg_1352(1),
      I1 => tmp_32_reg_1341(1),
      O => \tmp_38_reg_1401[0]_i_4_n_3\
    );
\tmp_38_reg_1401[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_34_reg_1352(0),
      O => p_1_out(0)
    );
\tmp_38_reg_1401[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \tmp_38_reg_1401[0]_i_2_n_3\,
      I1 => tmp_32_reg_1341(2),
      I2 => tmp_34_reg_1352(2),
      O => \tmp_38_reg_1401[0]_i_6_n_3\
    );
\tmp_38_reg_1401[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => tmp_32_reg_1341(2),
      I1 => tmp_34_reg_1352(2),
      I2 => tmp_33_reg_1347(1),
      I3 => tmp_32_reg_1341(1),
      I4 => tmp_34_reg_1352(1),
      O => \tmp_38_reg_1401[0]_i_7_n_3\
    );
\tmp_38_reg_1401[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_32_reg_1341(1),
      I1 => tmp_34_reg_1352(1),
      I2 => tmp_33_reg_1347(0),
      O => \tmp_38_reg_1401[0]_i_8_n_3\
    );
\tmp_38_reg_1401[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_34_reg_1352(0),
      I1 => tmp_32_reg_1341(0),
      O => \tmp_38_reg_1401[0]_i_9_n_3\
    );
\tmp_38_reg_1401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \tmp_38_reg_1401_reg[0]_i_1_n_10\,
      Q => tmp_38_reg_1401(0),
      R => '0'
    );
\tmp_38_reg_1401_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_38_reg_1401_reg[0]_i_1_n_3\,
      CO(2) => \tmp_38_reg_1401_reg[0]_i_1_n_4\,
      CO(1) => \tmp_38_reg_1401_reg[0]_i_1_n_5\,
      CO(0) => \tmp_38_reg_1401_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \tmp_38_reg_1401[0]_i_2_n_3\,
      DI(2) => \tmp_38_reg_1401[0]_i_3_n_3\,
      DI(1) => \tmp_38_reg_1401[0]_i_4_n_3\,
      DI(0) => p_1_out(0),
      O(3) => \tmp_38_reg_1401_reg[0]_i_1_n_7\,
      O(2) => \tmp_38_reg_1401_reg[0]_i_1_n_8\,
      O(1) => \tmp_38_reg_1401_reg[0]_i_1_n_9\,
      O(0) => \tmp_38_reg_1401_reg[0]_i_1_n_10\,
      S(3) => \tmp_38_reg_1401[0]_i_6_n_3\,
      S(2) => \tmp_38_reg_1401[0]_i_7_n_3\,
      S(1) => \tmp_38_reg_1401[0]_i_8_n_3\,
      S(0) => \tmp_38_reg_1401[0]_i_9_n_3\
    );
\tmp_38_reg_1401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \tmp_38_reg_1401_reg[0]_i_1_n_9\,
      Q => tmp_38_reg_1401(1),
      R => '0'
    );
\tmp_38_reg_1401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \tmp_38_reg_1401_reg[0]_i_1_n_8\,
      Q => tmp_38_reg_1401(2),
      R => '0'
    );
\tmp_38_reg_1401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \tmp_38_reg_1401_reg[0]_i_1_n_7\,
      Q => tmp_38_reg_1401(3),
      R => '0'
    );
\tmp_38_reg_1401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[6]_i_1_n_10\,
      Q => tmp_38_reg_1401(4),
      R => '0'
    );
\tmp_38_reg_1401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[6]_i_1_n_9\,
      Q => tmp_38_reg_1401(5),
      R => '0'
    );
\tmp_39_reg_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(0),
      Q => tmp_39_reg_1406(0),
      R => '0'
    );
\tmp_39_reg_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(1),
      Q => tmp_39_reg_1406(1),
      R => '0'
    );
\tmp_39_reg_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(2),
      Q => tmp_39_reg_1406(2),
      R => '0'
    );
\tmp_39_reg_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(3),
      Q => tmp_39_reg_1406(3),
      R => '0'
    );
\tmp_39_reg_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(4),
      Q => tmp_39_reg_1406(4),
      R => '0'
    );
\tmp_39_reg_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(5),
      Q => tmp_39_reg_1406(5),
      R => '0'
    );
\tmp_39_reg_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(6),
      Q => tmp_39_reg_1406(6),
      R => '0'
    );
\tmp_39_reg_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I7(7),
      Q => tmp_39_reg_1406(7),
      R => '0'
    );
\tmp_40_reg_1432[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_38_reg_1401(2),
      I1 => tmp20_reg_1422(2),
      I2 => tmp_43_reg_1411(2),
      O => \tmp_40_reg_1432[3]_i_2_n_3\
    );
\tmp_40_reg_1432[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_38_reg_1401(1),
      I1 => tmp20_reg_1422(1),
      I2 => tmp_43_reg_1411(1),
      O => \tmp_40_reg_1432[3]_i_3_n_3\
    );
\tmp_40_reg_1432[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp20_reg_1422(0),
      I1 => tmp_38_reg_1401(0),
      I2 => tmp_43_reg_1411(0),
      O => \tmp_40_reg_1432[3]_i_4_n_3\
    );
\tmp_40_reg_1432[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_38_reg_1401(3),
      I1 => tmp20_reg_1422(3),
      I2 => tmp_43_reg_1411(3),
      I3 => \tmp_40_reg_1432[3]_i_2_n_3\,
      O => \tmp_40_reg_1432[3]_i_5_n_3\
    );
\tmp_40_reg_1432[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_38_reg_1401(2),
      I1 => tmp20_reg_1422(2),
      I2 => tmp_43_reg_1411(2),
      I3 => \tmp_40_reg_1432[3]_i_3_n_3\,
      O => \tmp_40_reg_1432[3]_i_6_n_3\
    );
\tmp_40_reg_1432[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_38_reg_1401(1),
      I1 => tmp20_reg_1422(1),
      I2 => tmp_43_reg_1411(1),
      I3 => \tmp_40_reg_1432[3]_i_4_n_3\,
      O => \tmp_40_reg_1432[3]_i_7_n_3\
    );
\tmp_40_reg_1432[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp20_reg_1422(0),
      I1 => tmp_38_reg_1401(0),
      I2 => tmp_43_reg_1411(0),
      O => \tmp_40_reg_1432[3]_i_8_n_3\
    );
\tmp_40_reg_1432[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_38_reg_1401(5),
      I1 => tmp20_reg_1422(5),
      I2 => tmp_43_reg_1411(5),
      O => \tmp_40_reg_1432[7]_i_2_n_3\
    );
\tmp_40_reg_1432[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_38_reg_1401(4),
      I1 => tmp20_reg_1422(4),
      I2 => tmp_43_reg_1411(4),
      O => \tmp_40_reg_1432[7]_i_3_n_3\
    );
\tmp_40_reg_1432[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_38_reg_1401(3),
      I1 => tmp20_reg_1422(3),
      I2 => tmp_43_reg_1411(3),
      O => \tmp_40_reg_1432[7]_i_4_n_3\
    );
\tmp_40_reg_1432[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => x_weight_0_2_reg_1386(6),
      I1 => tmp20_reg_1422(6),
      I2 => tmp_43_reg_1411(6),
      I3 => x_weight_0_2_reg_1386(7),
      I4 => tmp_43_reg_1411(7),
      I5 => tmp20_reg_1422(7),
      O => \tmp_40_reg_1432[7]_i_5_n_3\
    );
\tmp_40_reg_1432[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_40_reg_1432[7]_i_2_n_3\,
      I1 => x_weight_0_2_reg_1386(6),
      I2 => tmp20_reg_1422(6),
      I3 => tmp_43_reg_1411(6),
      O => \tmp_40_reg_1432[7]_i_6_n_3\
    );
\tmp_40_reg_1432[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_38_reg_1401(5),
      I1 => tmp20_reg_1422(5),
      I2 => tmp_43_reg_1411(5),
      I3 => \tmp_40_reg_1432[7]_i_3_n_3\,
      O => \tmp_40_reg_1432[7]_i_7_n_3\
    );
\tmp_40_reg_1432[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_38_reg_1401(4),
      I1 => tmp20_reg_1422(4),
      I2 => tmp_43_reg_1411(4),
      I3 => \tmp_40_reg_1432[7]_i_4_n_3\,
      O => \tmp_40_reg_1432[7]_i_8_n_3\
    );
\tmp_40_reg_1432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(1),
      Q => tmp_40_reg_1432(1),
      R => '0'
    );
\tmp_40_reg_1432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(2),
      Q => tmp_40_reg_1432(2),
      R => '0'
    );
\tmp_40_reg_1432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(3),
      Q => tmp_40_reg_1432(3),
      R => '0'
    );
\tmp_40_reg_1432_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_40_reg_1432_reg[3]_i_1_n_3\,
      CO(2) => \tmp_40_reg_1432_reg[3]_i_1_n_4\,
      CO(1) => \tmp_40_reg_1432_reg[3]_i_1_n_5\,
      CO(0) => \tmp_40_reg_1432_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \tmp_40_reg_1432[3]_i_2_n_3\,
      DI(2) => \tmp_40_reg_1432[3]_i_3_n_3\,
      DI(1) => \tmp_40_reg_1432[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => tmp_40_fu_1011_p2(3 downto 0),
      S(3) => \tmp_40_reg_1432[3]_i_5_n_3\,
      S(2) => \tmp_40_reg_1432[3]_i_6_n_3\,
      S(1) => \tmp_40_reg_1432[3]_i_7_n_3\,
      S(0) => \tmp_40_reg_1432[3]_i_8_n_3\
    );
\tmp_40_reg_1432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(4),
      Q => tmp_40_reg_1432(4),
      R => '0'
    );
\tmp_40_reg_1432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(5),
      Q => tmp_40_reg_1432(5),
      R => '0'
    );
\tmp_40_reg_1432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(6),
      Q => tmp_40_reg_1432(6),
      R => '0'
    );
\tmp_40_reg_1432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(7),
      Q => tmp_40_reg_1432(7),
      R => '0'
    );
\tmp_40_reg_1432_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_40_reg_1432_reg[3]_i_1_n_3\,
      CO(3) => \NLW_tmp_40_reg_1432_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_40_reg_1432_reg[7]_i_1_n_4\,
      CO(1) => \tmp_40_reg_1432_reg[7]_i_1_n_5\,
      CO(0) => \tmp_40_reg_1432_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_40_reg_1432[7]_i_2_n_3\,
      DI(1) => \tmp_40_reg_1432[7]_i_3_n_3\,
      DI(0) => \tmp_40_reg_1432[7]_i_4_n_3\,
      O(3 downto 0) => tmp_40_fu_1011_p2(7 downto 4),
      S(3) => \tmp_40_reg_1432[7]_i_5_n_3\,
      S(2) => \tmp_40_reg_1432[7]_i_6_n_3\,
      S(1) => \tmp_40_reg_1432[7]_i_7_n_3\,
      S(0) => \tmp_40_reg_1432[7]_i_8_n_3\
    );
\tmp_41_reg_1437[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(0),
      I1 => tmp_40_fu_1011_p2(1),
      O => \tmp_41_reg_1437[1]_i_1_n_3\
    );
\tmp_41_reg_1437[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(2),
      I1 => tmp_40_fu_1011_p2(1),
      I2 => tmp_40_fu_1011_p2(0),
      O => \tmp_41_reg_1437[2]_i_1_n_3\
    );
\tmp_41_reg_1437[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(3),
      I1 => tmp_40_fu_1011_p2(0),
      I2 => tmp_40_fu_1011_p2(1),
      I3 => tmp_40_fu_1011_p2(2),
      O => \tmp_41_reg_1437[3]_i_1_n_3\
    );
\tmp_41_reg_1437[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(4),
      I1 => tmp_40_fu_1011_p2(2),
      I2 => tmp_40_fu_1011_p2(1),
      I3 => tmp_40_fu_1011_p2(0),
      I4 => tmp_40_fu_1011_p2(3),
      O => \tmp_41_reg_1437[4]_i_1_n_3\
    );
\tmp_41_reg_1437[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(5),
      I1 => tmp_40_fu_1011_p2(3),
      I2 => tmp_40_fu_1011_p2(0),
      I3 => tmp_40_fu_1011_p2(1),
      I4 => tmp_40_fu_1011_p2(2),
      I5 => tmp_40_fu_1011_p2(4),
      O => \tmp_41_reg_1437[5]_i_1_n_3\
    );
\tmp_41_reg_1437[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(6),
      I1 => \tmp_41_reg_1437[7]_i_2_n_3\,
      O => \tmp_41_reg_1437[6]_i_1_n_3\
    );
\tmp_41_reg_1437[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(7),
      I1 => \tmp_41_reg_1437[7]_i_2_n_3\,
      I2 => tmp_40_fu_1011_p2(6),
      O => \tmp_41_reg_1437[7]_i_1_n_3\
    );
\tmp_41_reg_1437[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_40_fu_1011_p2(5),
      I1 => tmp_40_fu_1011_p2(3),
      I2 => tmp_40_fu_1011_p2(0),
      I3 => tmp_40_fu_1011_p2(1),
      I4 => tmp_40_fu_1011_p2(2),
      I5 => tmp_40_fu_1011_p2(4),
      O => \tmp_41_reg_1437[7]_i_2_n_3\
    );
\tmp_41_reg_1437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => tmp_40_fu_1011_p2(0),
      Q => tmp_41_reg_1437(0),
      R => '0'
    );
\tmp_41_reg_1437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[1]_i_1_n_3\,
      Q => tmp_41_reg_1437(1),
      R => '0'
    );
\tmp_41_reg_1437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[2]_i_1_n_3\,
      Q => tmp_41_reg_1437(2),
      R => '0'
    );
\tmp_41_reg_1437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[3]_i_1_n_3\,
      Q => tmp_41_reg_1437(3),
      R => '0'
    );
\tmp_41_reg_1437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[4]_i_1_n_3\,
      Q => tmp_41_reg_1437(4),
      R => '0'
    );
\tmp_41_reg_1437_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[5]_i_1_n_3\,
      Q => tmp_41_reg_1437(5),
      R => '0'
    );
\tmp_41_reg_1437_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[6]_i_1_n_3\,
      Q => tmp_41_reg_1437(6),
      R => '0'
    );
\tmp_41_reg_1437_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_41_reg_1437[7]_i_1_n_3\,
      Q => tmp_41_reg_1437(7),
      R => '0'
    );
\tmp_43_reg_1411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(0),
      Q => tmp_43_reg_1411(0),
      R => '0'
    );
\tmp_43_reg_1411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(1),
      Q => tmp_43_reg_1411(1),
      R => '0'
    );
\tmp_43_reg_1411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(2),
      Q => tmp_43_reg_1411(2),
      R => '0'
    );
\tmp_43_reg_1411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(3),
      Q => tmp_43_reg_1411(3),
      R => '0'
    );
\tmp_43_reg_1411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(4),
      Q => tmp_43_reg_1411(4),
      R => '0'
    );
\tmp_43_reg_1411_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(5),
      Q => tmp_43_reg_1411(5),
      R => '0'
    );
\tmp_43_reg_1411_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(6),
      Q => tmp_43_reg_1411(6),
      R => '0'
    );
\tmp_43_reg_1411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => I5(7),
      Q => tmp_43_reg_1411(7),
      R => '0'
    );
\tmp_45_reg_1447[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(2),
      I1 => tmp_43_reg_1411(2),
      I2 => y_weight_1_2_reg_1391(2),
      O => \tmp_45_reg_1447[3]_i_2_n_3\
    );
\tmp_45_reg_1447[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(1),
      I1 => tmp_43_reg_1411(1),
      I2 => y_weight_1_2_reg_1391(1),
      O => \tmp_45_reg_1447[3]_i_3_n_3\
    );
\tmp_45_reg_1447[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_weight_1_2_reg_1391(0),
      I1 => tmp_43_reg_1411(0),
      O => \tmp_45_reg_1447[3]_i_4_n_3\
    );
\tmp_45_reg_1447[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_37_reg_1396(3),
      I1 => tmp_43_reg_1411(3),
      I2 => y_weight_1_2_reg_1391(3),
      I3 => \tmp_45_reg_1447[3]_i_2_n_3\,
      O => \tmp_45_reg_1447[3]_i_5_n_3\
    );
\tmp_45_reg_1447[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_37_reg_1396(2),
      I1 => tmp_43_reg_1411(2),
      I2 => y_weight_1_2_reg_1391(2),
      I3 => \tmp_45_reg_1447[3]_i_3_n_3\,
      O => \tmp_45_reg_1447[3]_i_6_n_3\
    );
\tmp_45_reg_1447[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_37_reg_1396(1),
      I1 => tmp_43_reg_1411(1),
      I2 => y_weight_1_2_reg_1391(1),
      I3 => \tmp_45_reg_1447[3]_i_4_n_3\,
      O => \tmp_45_reg_1447[3]_i_7_n_3\
    );
\tmp_45_reg_1447[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_weight_1_2_reg_1391(0),
      I1 => tmp_43_reg_1411(0),
      I2 => tmp_37_reg_1396(0),
      O => \tmp_45_reg_1447[3]_i_8_n_3\
    );
\tmp_45_reg_1447[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(6),
      I1 => tmp_43_reg_1411(6),
      I2 => y_weight_1_2_reg_1391(6),
      O => \tmp_45_reg_1447[7]_i_2_n_3\
    );
\tmp_45_reg_1447[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(5),
      I1 => tmp_43_reg_1411(5),
      I2 => y_weight_1_2_reg_1391(5),
      O => \tmp_45_reg_1447[7]_i_3_n_3\
    );
\tmp_45_reg_1447[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(4),
      I1 => tmp_43_reg_1411(4),
      I2 => y_weight_1_2_reg_1391(4),
      O => \tmp_45_reg_1447[7]_i_4_n_3\
    );
\tmp_45_reg_1447[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_37_reg_1396(3),
      I1 => tmp_43_reg_1411(3),
      I2 => y_weight_1_2_reg_1391(3),
      O => \tmp_45_reg_1447[7]_i_5_n_3\
    );
\tmp_45_reg_1447[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_45_reg_1447[7]_i_2_n_3\,
      I1 => tmp_37_reg_1396(7),
      I2 => tmp_43_reg_1411(7),
      I3 => y_weight_1_2_reg_1391(7),
      O => \tmp_45_reg_1447[7]_i_6_n_3\
    );
\tmp_45_reg_1447[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_37_reg_1396(6),
      I1 => tmp_43_reg_1411(6),
      I2 => y_weight_1_2_reg_1391(6),
      I3 => \tmp_45_reg_1447[7]_i_3_n_3\,
      O => \tmp_45_reg_1447[7]_i_7_n_3\
    );
\tmp_45_reg_1447[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_37_reg_1396(5),
      I1 => tmp_43_reg_1411(5),
      I2 => y_weight_1_2_reg_1391(5),
      I3 => \tmp_45_reg_1447[7]_i_4_n_3\,
      O => \tmp_45_reg_1447[7]_i_8_n_3\
    );
\tmp_45_reg_1447[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_37_reg_1396(4),
      I1 => tmp_43_reg_1411(4),
      I2 => y_weight_1_2_reg_1391(4),
      I3 => \tmp_45_reg_1447[7]_i_5_n_3\,
      O => \tmp_45_reg_1447[7]_i_9_n_3\
    );
\tmp_45_reg_1447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      Q => tmp_45_reg_1447(1),
      R => '0'
    );
\tmp_45_reg_1447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      Q => tmp_45_reg_1447(2),
      R => '0'
    );
\tmp_45_reg_1447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[3]_i_1_n_7\,
      Q => tmp_45_reg_1447(3),
      R => '0'
    );
\tmp_45_reg_1447_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_45_reg_1447_reg[3]_i_1_n_3\,
      CO(2) => \tmp_45_reg_1447_reg[3]_i_1_n_4\,
      CO(1) => \tmp_45_reg_1447_reg[3]_i_1_n_5\,
      CO(0) => \tmp_45_reg_1447_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \tmp_45_reg_1447[3]_i_2_n_3\,
      DI(2) => \tmp_45_reg_1447[3]_i_3_n_3\,
      DI(1) => \tmp_45_reg_1447[3]_i_4_n_3\,
      DI(0) => tmp_37_reg_1396(0),
      O(3) => \tmp_45_reg_1447_reg[3]_i_1_n_7\,
      O(2) => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      O(1) => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      O(0) => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      S(3) => \tmp_45_reg_1447[3]_i_5_n_3\,
      S(2) => \tmp_45_reg_1447[3]_i_6_n_3\,
      S(1) => \tmp_45_reg_1447[3]_i_7_n_3\,
      S(0) => \tmp_45_reg_1447[3]_i_8_n_3\
    );
\tmp_45_reg_1447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[7]_i_1_n_10\,
      Q => tmp_45_reg_1447(4),
      R => '0'
    );
\tmp_45_reg_1447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[7]_i_1_n_9\,
      Q => tmp_45_reg_1447(5),
      R => '0'
    );
\tmp_45_reg_1447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[7]_i_1_n_8\,
      Q => tmp_45_reg_1447(6),
      R => '0'
    );
\tmp_45_reg_1447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[7]_i_1_n_7\,
      Q => tmp_45_reg_1447(7),
      R => '0'
    );
\tmp_45_reg_1447_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_reg_1447_reg[3]_i_1_n_3\,
      CO(3) => \tmp_45_reg_1447_reg[7]_i_1_n_3\,
      CO(2) => \tmp_45_reg_1447_reg[7]_i_1_n_4\,
      CO(1) => \tmp_45_reg_1447_reg[7]_i_1_n_5\,
      CO(0) => \tmp_45_reg_1447_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \tmp_45_reg_1447[7]_i_2_n_3\,
      DI(2) => \tmp_45_reg_1447[7]_i_3_n_3\,
      DI(1) => \tmp_45_reg_1447[7]_i_4_n_3\,
      DI(0) => \tmp_45_reg_1447[7]_i_5_n_3\,
      O(3) => \tmp_45_reg_1447_reg[7]_i_1_n_7\,
      O(2) => \tmp_45_reg_1447_reg[7]_i_1_n_8\,
      O(1) => \tmp_45_reg_1447_reg[7]_i_1_n_9\,
      O(0) => \tmp_45_reg_1447_reg[7]_i_1_n_10\,
      S(3) => \tmp_45_reg_1447[7]_i_6_n_3\,
      S(2) => \tmp_45_reg_1447[7]_i_7_n_3\,
      S(1) => \tmp_45_reg_1447[7]_i_8_n_3\,
      S(0) => \tmp_45_reg_1447[7]_i_9_n_3\
    );
\tmp_46_reg_1452[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      I1 => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      O => \tmp_46_reg_1452[1]_i_1_n_3\
    );
\tmp_46_reg_1452[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      I1 => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      I2 => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      O => \tmp_46_reg_1452[2]_i_1_n_3\
    );
\tmp_46_reg_1452[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[3]_i_1_n_7\,
      I1 => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      I2 => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      I3 => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      O => \tmp_46_reg_1452[3]_i_1_n_3\
    );
\tmp_46_reg_1452[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[7]_i_1_n_10\,
      I1 => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      I2 => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      I3 => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      I4 => \tmp_45_reg_1447_reg[3]_i_1_n_7\,
      O => \tmp_46_reg_1452[4]_i_1_n_3\
    );
\tmp_46_reg_1452[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[7]_i_1_n_9\,
      I1 => \tmp_45_reg_1447_reg[3]_i_1_n_7\,
      I2 => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      I3 => \tmp_45_reg_1447_reg[3]_i_1_n_9\,
      I4 => \tmp_45_reg_1447_reg[3]_i_1_n_8\,
      I5 => \tmp_45_reg_1447_reg[7]_i_1_n_10\,
      O => \tmp_46_reg_1452[5]_i_1_n_3\
    );
\tmp_46_reg_1452[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[7]_i_1_n_8\,
      I1 => \tmp_22_reg_1442[0]_i_2_n_3\,
      O => \tmp_46_reg_1452[6]_i_1_n_3\
    );
\tmp_46_reg_1452[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tmp_45_reg_1447_reg[7]_i_1_n_8\,
      I1 => \tmp_22_reg_1442[0]_i_2_n_3\,
      I2 => \tmp_45_reg_1447_reg[7]_i_1_n_7\,
      O => \tmp_46_reg_1452[7]_i_1_n_3\
    );
\tmp_46_reg_1452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_45_reg_1447_reg[3]_i_1_n_10\,
      Q => tmp_46_reg_1452(0),
      R => '0'
    );
\tmp_46_reg_1452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[1]_i_1_n_3\,
      Q => tmp_46_reg_1452(1),
      R => '0'
    );
\tmp_46_reg_1452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[2]_i_1_n_3\,
      Q => tmp_46_reg_1452(2),
      R => '0'
    );
\tmp_46_reg_1452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[3]_i_1_n_3\,
      Q => tmp_46_reg_1452(3),
      R => '0'
    );
\tmp_46_reg_1452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[4]_i_1_n_3\,
      Q => tmp_46_reg_1452(4),
      R => '0'
    );
\tmp_46_reg_1452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[5]_i_1_n_3\,
      Q => tmp_46_reg_1452(5),
      R => '0'
    );
\tmp_46_reg_1452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[6]_i_1_n_3\,
      Q => tmp_46_reg_1452(6),
      R => '0'
    );
\tmp_46_reg_1452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter31,
      D => \tmp_46_reg_1452[7]_i_1_n_3\,
      Q => tmp_46_reg_1452(7),
      R => '0'
    );
\tmp_6_reg_1183[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(13),
      I1 => p_shl1_cast_fu_531_p1(12),
      I2 => p_shl1_cast_fu_531_p1(11),
      I3 => \tmp_6_reg_1183[0]_i_2_n_3\,
      I4 => gmem1_addr_reg_12080,
      I5 => \tmp_6_reg_1183_reg_n_3_[0]\,
      O => \tmp_6_reg_1183[0]_i_1_n_3\
    );
\tmp_6_reg_1183[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => p_shl1_cast_fu_531_p1(21),
      I2 => p_shl1_cast_fu_531_p1(16),
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => p_shl1_cast_fu_531_p1(14),
      I5 => sobel_filter_AXILiteS_s_axi_U_n_9,
      O => \tmp_6_reg_1183[0]_i_2_n_3\
    );
\tmp_6_reg_1183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_1183[0]_i_1_n_3\,
      Q => \tmp_6_reg_1183_reg_n_3_[0]\,
      R => '0'
    );
\tmp_7_reg_1188[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => sobel_filter_AXILiteS_s_axi_U_n_9,
      I1 => p_shl1_cast_fu_531_p1(21),
      I2 => \tmp_7_reg_1188[0]_i_2_n_3\,
      I3 => gmem1_addr_reg_12080,
      I4 => \tmp_7_reg_1188_reg_n_3_[0]\,
      O => \tmp_7_reg_1188[0]_i_1_n_3\
    );
\tmp_7_reg_1188[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(15),
      I1 => p_shl1_cast_fu_531_p1(16),
      I2 => ap_CS_fsm_state14,
      I3 => p_shl1_cast_fu_531_p1(14),
      I4 => p_shl1_cast_fu_531_p1(11),
      I5 => \i_2_reg_1178[6]_i_2_n_3\,
      O => \tmp_7_reg_1188[0]_i_2_n_3\
    );
\tmp_7_reg_1188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_reg_1188[0]_i_1_n_3\,
      Q => \tmp_7_reg_1188_reg_n_3_[0]\,
      R => '0'
    );
\tmp_s_reg_1202[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E0000FF1E0000"
    )
        port map (
      I0 => sobel_filter_AXILiteS_s_axi_U_n_9,
      I1 => \tmp_s_reg_1202[10]_i_3_n_3\,
      I2 => p_shl1_cast_fu_531_p1(21),
      I3 => \tmp_s_reg_1202[10]_i_4_n_3\,
      I4 => tmp_9_fu_557_p2(10),
      I5 => \tmp_s_reg_1202[10]_i_6_n_3\,
      O => tmp_s_fu_575_p3(10)
    );
\tmp_s_reg_1202[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(12),
      I1 => p_shl1_cast_fu_531_p1(13),
      I2 => p_shl1_cast_fu_531_p1(14),
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => p_shl1_cast_fu_531_p1(16),
      O => \tmp_s_reg_1202[10]_i_3_n_3\
    );
\tmp_s_reg_1202[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F77F7F7F"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(15),
      I1 => p_shl1_cast_fu_531_p1(16),
      I2 => p_shl1_cast_fu_531_p1(14),
      I3 => p_shl1_cast_fu_531_p1(12),
      I4 => p_shl1_cast_fu_531_p1(13),
      O => \tmp_s_reg_1202[10]_i_4_n_3\
    );
\tmp_s_reg_1202[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(20),
      I1 => p_shl1_cast_fu_531_p1(18),
      I2 => \i_2_reg_1178[10]_i_2_n_3\,
      I3 => p_shl1_cast_fu_531_p1(19),
      I4 => p_shl1_cast_fu_531_p1(21),
      O => tmp_9_fu_557_p2(10)
    );
\tmp_s_reg_1202[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(19),
      I1 => p_shl1_cast_fu_531_p1(17),
      I2 => \tmp_s_reg_1202[7]_i_3_n_3\,
      I3 => p_shl1_cast_fu_531_p1(18),
      I4 => p_shl1_cast_fu_531_p1(20),
      O => \tmp_s_reg_1202[10]_i_6_n_3\
    );
\tmp_s_reg_1202[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(12),
      O => tmp_s_fu_575_p3(1)
    );
\tmp_s_reg_1202[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(12),
      I1 => p_shl1_cast_fu_531_p1(13),
      O => tmp_28_fu_569_p2(2)
    );
\tmp_s_reg_1202[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888577757778888"
    )
        port map (
      I0 => tmp_9_fu_557_p2(10),
      I1 => \tmp_s_reg_1202[10]_i_6_n_3\,
      I2 => p_shl1_cast_fu_531_p1(15),
      I3 => p_shl1_cast_fu_531_p1(16),
      I4 => p_shl1_cast_fu_531_p1(14),
      I5 => \i_2_reg_1178[6]_i_2_n_3\,
      O => tmp_s_fu_575_p3(3)
    );
\tmp_s_reg_1202[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF37C037C0FF00"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(16),
      I1 => tmp_9_fu_557_p2(10),
      I2 => \tmp_s_reg_1202[10]_i_6_n_3\,
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => \i_2_reg_1178[6]_i_2_n_3\,
      I5 => p_shl1_cast_fu_531_p1(14),
      O => tmp_s_fu_575_p3(4)
    );
\tmp_s_reg_1202[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF058F058F0F0F0"
    )
        port map (
      I0 => tmp_9_fu_557_p2(10),
      I1 => \tmp_s_reg_1202[10]_i_6_n_3\,
      I2 => p_shl1_cast_fu_531_p1(16),
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => p_shl1_cast_fu_531_p1(14),
      I5 => \i_2_reg_1178[6]_i_2_n_3\,
      O => tmp_s_fu_575_p3(5)
    );
\tmp_s_reg_1202[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000FF000FE0FF0"
    )
        port map (
      I0 => \tmp_s_reg_1202[7]_i_2_n_3\,
      I1 => p_shl1_cast_fu_531_p1(18),
      I2 => \tmp_s_reg_1202[7]_i_3_n_3\,
      I3 => p_shl1_cast_fu_531_p1(17),
      I4 => tmp_9_fu_557_p2(10),
      I5 => \tmp_s_reg_1202[10]_i_3_n_3\,
      O => tmp_s_fu_575_p3(6)
    );
\tmp_s_reg_1202[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF3F00C08C3F32C0"
    )
        port map (
      I0 => \tmp_s_reg_1202[7]_i_2_n_3\,
      I1 => p_shl1_cast_fu_531_p1(17),
      I2 => \tmp_s_reg_1202[7]_i_3_n_3\,
      I3 => tmp_9_fu_557_p2(10),
      I4 => p_shl1_cast_fu_531_p1(18),
      I5 => \tmp_s_reg_1202[10]_i_3_n_3\,
      O => tmp_s_fu_575_p3(7)
    );
\tmp_s_reg_1202[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FEAFFFF"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(19),
      I1 => \i_2_reg_1178[10]_i_2_n_3\,
      I2 => p_shl1_cast_fu_531_p1(18),
      I3 => p_shl1_cast_fu_531_p1(20),
      I4 => \tmp_s_reg_1202[10]_i_4_n_3\,
      O => \tmp_s_reg_1202[7]_i_2_n_3\
    );
\tmp_s_reg_1202[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(13),
      I1 => p_shl1_cast_fu_531_p1(12),
      I2 => p_shl1_cast_fu_531_p1(14),
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => p_shl1_cast_fu_531_p1(16),
      O => \tmp_s_reg_1202[7]_i_3_n_3\
    );
\tmp_s_reg_1202[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FF03FFE8FF0"
    )
        port map (
      I0 => \tmp_s_reg_1202[9]_i_2_n_3\,
      I1 => p_shl1_cast_fu_531_p1(20),
      I2 => \tmp_s_reg_1202[9]_i_3_n_3\,
      I3 => p_shl1_cast_fu_531_p1(19),
      I4 => p_shl1_cast_fu_531_p1(21),
      I5 => \tmp_s_reg_1202[8]_i_2_n_3\,
      O => tmp_s_fu_575_p3(8)
    );
\tmp_s_reg_1202[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(17),
      I1 => p_shl1_cast_fu_531_p1(18),
      I2 => \tmp_s_reg_1202[10]_i_3_n_3\,
      I3 => p_shl1_cast_fu_531_p1(19),
      O => \tmp_s_reg_1202[8]_i_2_n_3\
    );
\tmp_s_reg_1202[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003F00C03FBFFEC0"
    )
        port map (
      I0 => \tmp_s_reg_1202[9]_i_2_n_3\,
      I1 => p_shl1_cast_fu_531_p1(19),
      I2 => \tmp_s_reg_1202[9]_i_3_n_3\,
      I3 => p_shl1_cast_fu_531_p1(21),
      I4 => p_shl1_cast_fu_531_p1(20),
      I5 => \tmp_s_reg_1202[9]_i_4_n_3\,
      O => tmp_s_fu_575_p3(9)
    );
\tmp_s_reg_1202[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFEEEEEEEEEEEEE"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(17),
      I1 => p_shl1_cast_fu_531_p1(18),
      I2 => \i_2_reg_1178[6]_i_2_n_3\,
      I3 => p_shl1_cast_fu_531_p1(14),
      I4 => p_shl1_cast_fu_531_p1(16),
      I5 => p_shl1_cast_fu_531_p1(15),
      O => \tmp_s_reg_1202[9]_i_2_n_3\
    );
\tmp_s_reg_1202[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(17),
      I1 => \i_2_reg_1178[6]_i_2_n_3\,
      I2 => p_shl1_cast_fu_531_p1(14),
      I3 => p_shl1_cast_fu_531_p1(15),
      I4 => p_shl1_cast_fu_531_p1(16),
      I5 => p_shl1_cast_fu_531_p1(18),
      O => \tmp_s_reg_1202[9]_i_3_n_3\
    );
\tmp_s_reg_1202[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => p_shl1_cast_fu_531_p1(18),
      I1 => p_shl1_cast_fu_531_p1(17),
      I2 => p_shl1_cast_fu_531_p1(19),
      I3 => \tmp_s_reg_1202[10]_i_3_n_3\,
      I4 => p_shl1_cast_fu_531_p1(20),
      O => \tmp_s_reg_1202[9]_i_4_n_3\
    );
\tmp_s_reg_1202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(10),
      Q => tmp_s_reg_1202(10),
      R => '0'
    );
\tmp_s_reg_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(1),
      Q => tmp_s_reg_1202(1),
      R => '0'
    );
\tmp_s_reg_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_28_fu_569_p2(2),
      Q => tmp_s_reg_1202(2),
      R => '0'
    );
\tmp_s_reg_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(3),
      Q => tmp_s_reg_1202(3),
      R => '0'
    );
\tmp_s_reg_1202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(4),
      Q => tmp_s_reg_1202(4),
      R => '0'
    );
\tmp_s_reg_1202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(5),
      Q => tmp_s_reg_1202(5),
      R => '0'
    );
\tmp_s_reg_1202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(6),
      Q => tmp_s_reg_1202(6),
      R => '0'
    );
\tmp_s_reg_1202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(7),
      Q => tmp_s_reg_1202(7),
      R => '0'
    );
\tmp_s_reg_1202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(8),
      Q => tmp_s_reg_1202(8),
      R => '0'
    );
\tmp_s_reg_1202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_12080,
      D => tmp_s_fu_575_p3(9),
      Q => tmp_s_reg_1202(9),
      R => '0'
    );
\val_reg_1457[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABFFABFFABFFAB"
    )
        port map (
      I0 => \val_reg_1457[2]_i_2_n_3\,
      I1 => tmp_25_fu_1048_p2(0),
      I2 => or_cond2_reg_1253_pp1_iter2_reg,
      I3 => \val_reg_1457[2]_i_3_n_3\,
      I4 => tmp_25_fu_1048_p2(1),
      I5 => tmp_25_fu_1048_p2(2),
      O => val_fu_1104_p3(0)
    );
\val_reg_1457[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFABAFABAFAFFFF"
    )
        port map (
      I0 => \val_reg_1457[2]_i_2_n_3\,
      I1 => tmp_25_fu_1048_p2(0),
      I2 => \val_reg_1457[2]_i_3_n_3\,
      I3 => tmp_25_fu_1048_p2(2),
      I4 => or_cond2_reg_1253_pp1_iter2_reg,
      I5 => tmp_25_fu_1048_p2(1),
      O => val_fu_1104_p3(1)
    );
\val_reg_1457[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFABAFABAFAFFFF"
    )
        port map (
      I0 => \val_reg_1457[2]_i_2_n_3\,
      I1 => tmp_25_fu_1048_p2(0),
      I2 => \val_reg_1457[2]_i_3_n_3\,
      I3 => tmp_25_fu_1048_p2(1),
      I4 => or_cond2_reg_1253_pp1_iter2_reg,
      I5 => tmp_25_fu_1048_p2(2),
      O => val_fu_1104_p3(2)
    );
\val_reg_1457[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(5),
      I1 => tmp_25_fu_1048_p2(4),
      I2 => tmp_25_fu_1048_p2(7),
      I3 => tmp_25_fu_1048_p2(6),
      I4 => or_cond2_reg_1253_pp1_iter2_reg,
      O => \val_reg_1457[2]_i_2_n_3\
    );
\val_reg_1457[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(7),
      I1 => tmp_25_fu_1048_p2(6),
      I2 => or_cond2_reg_1253_pp1_iter2_reg,
      I3 => tmp_25_fu_1048_p2(3),
      O => \val_reg_1457[2]_i_3_n_3\
    );
\val_reg_1457[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111311131113"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(3),
      I1 => or_cond2_reg_1253_pp1_iter2_reg,
      I2 => tmp_25_fu_1048_p2(6),
      I3 => tmp_25_fu_1048_p2(7),
      I4 => tmp_25_fu_1048_p2(4),
      I5 => tmp_25_fu_1048_p2(5),
      O => val_fu_1104_p3(3)
    );
\val_reg_1457[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010F0F"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(7),
      I1 => tmp_25_fu_1048_p2(6),
      I2 => or_cond2_reg_1253_pp1_iter2_reg,
      I3 => tmp_25_fu_1048_p2(5),
      I4 => tmp_25_fu_1048_p2(4),
      I5 => \val_reg_1457[5]_i_2_n_3\,
      O => val_fu_1104_p3(4)
    );
\val_reg_1457[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010F0F"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(7),
      I1 => tmp_25_fu_1048_p2(6),
      I2 => or_cond2_reg_1253_pp1_iter2_reg,
      I3 => tmp_25_fu_1048_p2(4),
      I4 => tmp_25_fu_1048_p2(5),
      I5 => \val_reg_1457[5]_i_2_n_3\,
      O => val_fu_1104_p3(5)
    );
\val_reg_1457[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(0),
      I1 => tmp_25_fu_1048_p2(1),
      I2 => tmp_25_fu_1048_p2(2),
      I3 => \val_reg_1457[2]_i_3_n_3\,
      O => \val_reg_1457[5]_i_2_n_3\
    );
\val_reg_1457[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(6),
      I1 => or_cond2_reg_1253_pp1_iter2_reg,
      O => val_fu_1104_p3(6)
    );
\val_reg_1457[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(6),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(6),
      I3 => tmp_46_reg_1452(6),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(6),
      O => \val_reg_1457[7]_i_10_n_3\
    );
\val_reg_1457[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(5),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(5),
      I3 => tmp_46_reg_1452(5),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(5),
      O => \val_reg_1457[7]_i_11_n_3\
    );
\val_reg_1457[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(4),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(4),
      I3 => tmp_46_reg_1452(4),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(4),
      O => \val_reg_1457[7]_i_12_n_3\
    );
\val_reg_1457[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_40_reg_1432(3),
      I1 => tmp_19_reg_1427,
      I2 => tmp_41_reg_1437(3),
      O => tmp_44_fu_1038_p3(3)
    );
\val_reg_1457[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_40_reg_1432(2),
      I1 => tmp_19_reg_1427,
      I2 => tmp_41_reg_1437(2),
      O => tmp_44_fu_1038_p3(2)
    );
\val_reg_1457[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_40_reg_1432(1),
      I1 => tmp_19_reg_1427,
      I2 => tmp_41_reg_1437(1),
      O => tmp_44_fu_1038_p3(1)
    );
\val_reg_1457[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(3),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(3),
      I3 => tmp_46_reg_1452(3),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(3),
      O => \val_reg_1457[7]_i_16_n_3\
    );
\val_reg_1457[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(2),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(2),
      I3 => tmp_46_reg_1452(2),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(2),
      O => \val_reg_1457[7]_i_17_n_3\
    );
\val_reg_1457[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(1),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(1),
      I3 => tmp_46_reg_1452(1),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(1),
      O => \val_reg_1457[7]_i_18_n_3\
    );
\val_reg_1457[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_41_reg_1437(0),
      I1 => tmp_46_reg_1452(0),
      O => \val_reg_1457[7]_i_19_n_3\
    );
\val_reg_1457[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_fu_1048_p2(7),
      I1 => or_cond2_reg_1253_pp1_iter2_reg,
      O => \val_reg_1457[7]_i_2_n_3\
    );
\val_reg_1457[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_40_reg_1432(6),
      I1 => tmp_19_reg_1427,
      I2 => tmp_41_reg_1437(6),
      O => tmp_44_fu_1038_p3(6)
    );
\val_reg_1457[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_40_reg_1432(5),
      I1 => tmp_19_reg_1427,
      I2 => tmp_41_reg_1437(5),
      O => tmp_44_fu_1038_p3(5)
    );
\val_reg_1457[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_40_reg_1432(4),
      I1 => tmp_19_reg_1427,
      I2 => tmp_41_reg_1437(4),
      O => tmp_44_fu_1038_p3(4)
    );
\val_reg_1457[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_41_reg_1437(7),
      I1 => tmp_19_reg_1427,
      I2 => tmp_40_reg_1432(7),
      I3 => tmp_46_reg_1452(7),
      I4 => tmp_22_reg_1442,
      I5 => tmp_45_reg_1447(7),
      O => \val_reg_1457[7]_i_9_n_3\
    );
\val_reg_1457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(0),
      Q => \val_reg_1457_reg_n_3_[0]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(1),
      Q => \val_reg_1457_reg_n_3_[1]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(2),
      Q => \val_reg_1457_reg_n_3_[2]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(3),
      Q => \val_reg_1457_reg_n_3_[3]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(4),
      Q => \val_reg_1457_reg_n_3_[4]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(5),
      Q => \val_reg_1457_reg_n_3_[5]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => val_fu_1104_p3(6),
      Q => \val_reg_1457_reg_n_3_[6]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \val_reg_1457[7]_i_2_n_3\,
      Q => \val_reg_1457_reg_n_3_[7]\,
      R => val_reg_1457
    );
\val_reg_1457_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_reg_1457_reg[7]_i_5_n_3\,
      CO(3) => \NLW_val_reg_1457_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \val_reg_1457_reg[7]_i_4_n_4\,
      CO(1) => \val_reg_1457_reg[7]_i_4_n_5\,
      CO(0) => \val_reg_1457_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_44_fu_1038_p3(6 downto 4),
      O(3 downto 0) => tmp_25_fu_1048_p2(7 downto 4),
      S(3) => \val_reg_1457[7]_i_9_n_3\,
      S(2) => \val_reg_1457[7]_i_10_n_3\,
      S(1) => \val_reg_1457[7]_i_11_n_3\,
      S(0) => \val_reg_1457[7]_i_12_n_3\
    );
\val_reg_1457_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \val_reg_1457_reg[7]_i_5_n_3\,
      CO(2) => \val_reg_1457_reg[7]_i_5_n_4\,
      CO(1) => \val_reg_1457_reg[7]_i_5_n_5\,
      CO(0) => \val_reg_1457_reg[7]_i_5_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_44_fu_1038_p3(3 downto 1),
      DI(0) => tmp_41_reg_1437(0),
      O(3 downto 0) => tmp_25_fu_1048_p2(3 downto 0),
      S(3) => \val_reg_1457[7]_i_16_n_3\,
      S(2) => \val_reg_1457[7]_i_17_n_3\,
      S(1) => \val_reg_1457[7]_i_18_n_3\,
      S(0) => \val_reg_1457[7]_i_19_n_3\
    );
\x_weight_0_2_reg_1386[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => tmp_33_reg_1347(5),
      I1 => tmp_34_reg_1352(6),
      I2 => tmp_32_reg_1341(6),
      I3 => tmp_34_reg_1352(7),
      I4 => tmp_32_reg_1341(7),
      I5 => tmp_33_reg_1347(6),
      O => \x_weight_0_2_reg_1386[10]_i_2_n_3\
    );
\x_weight_0_2_reg_1386[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0017"
    )
        port map (
      I0 => tmp_33_reg_1347(6),
      I1 => tmp_34_reg_1352(7),
      I2 => tmp_32_reg_1341(7),
      I3 => tmp_33_reg_1347(7),
      O => \x_weight_0_2_reg_1386[10]_i_3_n_3\
    );
\x_weight_0_2_reg_1386[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \x_weight_0_2_reg_1386[10]_i_2_n_3\,
      I1 => tmp_33_reg_1347(7),
      I2 => tmp_32_reg_1341(7),
      I3 => tmp_34_reg_1352(7),
      I4 => tmp_33_reg_1347(6),
      O => \x_weight_0_2_reg_1386[10]_i_4_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_33_reg_1347(6),
      I1 => tmp_32_reg_1341(7),
      I2 => tmp_34_reg_1352(7),
      O => \x_weight_0_2_reg_1386[6]_i_10_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_33_reg_1347(5),
      I1 => tmp_32_reg_1341(6),
      I2 => tmp_34_reg_1352(6),
      O => \x_weight_0_2_reg_1386[6]_i_11_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_33_reg_1347(4),
      I1 => tmp_32_reg_1341(5),
      I2 => tmp_34_reg_1352(5),
      O => \x_weight_0_2_reg_1386[6]_i_12_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_33_reg_1347(3),
      I1 => tmp_32_reg_1341(4),
      I2 => tmp_34_reg_1352(4),
      O => \x_weight_0_2_reg_1386[6]_i_13_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => tmp_33_reg_1347(4),
      I1 => tmp_34_reg_1352(5),
      I2 => tmp_32_reg_1341(5),
      I3 => tmp_34_reg_1352(6),
      I4 => tmp_32_reg_1341(6),
      I5 => tmp_33_reg_1347(5),
      O => \x_weight_0_2_reg_1386[6]_i_2_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => tmp_33_reg_1347(3),
      I1 => tmp_34_reg_1352(4),
      I2 => tmp_32_reg_1341(4),
      I3 => tmp_34_reg_1352(5),
      I4 => tmp_32_reg_1341(5),
      I5 => tmp_33_reg_1347(4),
      O => \x_weight_0_2_reg_1386[6]_i_3_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => tmp_33_reg_1347(2),
      I1 => tmp_34_reg_1352(3),
      I2 => tmp_32_reg_1341(3),
      I3 => tmp_34_reg_1352(4),
      I4 => tmp_32_reg_1341(4),
      I5 => tmp_33_reg_1347(3),
      O => \x_weight_0_2_reg_1386[6]_i_4_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010001000001"
    )
        port map (
      I0 => tmp_33_reg_1347(1),
      I1 => tmp_32_reg_1341(1),
      I2 => tmp_34_reg_1352(1),
      I3 => tmp_34_reg_1352(3),
      I4 => tmp_32_reg_1341(3),
      I5 => tmp_33_reg_1347(2),
      O => \x_weight_0_2_reg_1386[6]_i_5_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \x_weight_0_2_reg_1386[6]_i_2_n_3\,
      I1 => \x_weight_0_2_reg_1386[6]_i_10_n_3\,
      I2 => tmp_32_reg_1341(6),
      I3 => tmp_34_reg_1352(6),
      I4 => tmp_33_reg_1347(5),
      O => \x_weight_0_2_reg_1386[6]_i_6_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \x_weight_0_2_reg_1386[6]_i_3_n_3\,
      I1 => \x_weight_0_2_reg_1386[6]_i_11_n_3\,
      I2 => tmp_32_reg_1341(5),
      I3 => tmp_34_reg_1352(5),
      I4 => tmp_33_reg_1347(4),
      O => \x_weight_0_2_reg_1386[6]_i_7_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \x_weight_0_2_reg_1386[6]_i_4_n_3\,
      I1 => \x_weight_0_2_reg_1386[6]_i_12_n_3\,
      I2 => tmp_32_reg_1341(4),
      I3 => tmp_34_reg_1352(4),
      I4 => tmp_33_reg_1347(3),
      O => \x_weight_0_2_reg_1386[6]_i_8_n_3\
    );
\x_weight_0_2_reg_1386[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \x_weight_0_2_reg_1386[6]_i_5_n_3\,
      I1 => \x_weight_0_2_reg_1386[6]_i_13_n_3\,
      I2 => tmp_32_reg_1341(3),
      I3 => tmp_34_reg_1352(3),
      I4 => tmp_33_reg_1347(2),
      O => \x_weight_0_2_reg_1386[6]_i_9_n_3\
    );
\x_weight_0_2_reg_1386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[10]_i_1_n_8\,
      Q => x_weight_0_2_reg_1386(10),
      R => '0'
    );
\x_weight_0_2_reg_1386_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_0_2_reg_1386_reg[6]_i_1_n_3\,
      CO(3 downto 2) => \NLW_x_weight_0_2_reg_1386_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_weight_0_2_reg_1386_reg[10]_i_1_n_5\,
      CO(0) => \x_weight_0_2_reg_1386_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \x_weight_0_2_reg_1386[10]_i_2_n_3\,
      O(3) => \NLW_x_weight_0_2_reg_1386_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \x_weight_0_2_reg_1386_reg[10]_i_1_n_8\,
      O(1) => \x_weight_0_2_reg_1386_reg[10]_i_1_n_9\,
      O(0) => \x_weight_0_2_reg_1386_reg[10]_i_1_n_10\,
      S(3 downto 2) => B"01",
      S(1) => \x_weight_0_2_reg_1386[10]_i_3_n_3\,
      S(0) => \x_weight_0_2_reg_1386[10]_i_4_n_3\
    );
\x_weight_0_2_reg_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[6]_i_1_n_8\,
      Q => x_weight_0_2_reg_1386(6),
      R => '0'
    );
\x_weight_0_2_reg_1386_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_38_reg_1401_reg[0]_i_1_n_3\,
      CO(3) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_3\,
      CO(2) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_4\,
      CO(1) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_5\,
      CO(0) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \x_weight_0_2_reg_1386[6]_i_2_n_3\,
      DI(2) => \x_weight_0_2_reg_1386[6]_i_3_n_3\,
      DI(1) => \x_weight_0_2_reg_1386[6]_i_4_n_3\,
      DI(0) => \x_weight_0_2_reg_1386[6]_i_5_n_3\,
      O(3) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_7\,
      O(2) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_8\,
      O(1) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_9\,
      O(0) => \x_weight_0_2_reg_1386_reg[6]_i_1_n_10\,
      S(3) => \x_weight_0_2_reg_1386[6]_i_6_n_3\,
      S(2) => \x_weight_0_2_reg_1386[6]_i_7_n_3\,
      S(1) => \x_weight_0_2_reg_1386[6]_i_8_n_3\,
      S(0) => \x_weight_0_2_reg_1386[6]_i_9_n_3\
    );
\x_weight_0_2_reg_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[6]_i_1_n_7\,
      Q => x_weight_0_2_reg_1386(7),
      R => '0'
    );
\x_weight_0_2_reg_1386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[10]_i_1_n_10\,
      Q => x_weight_0_2_reg_1386(8),
      R => '0'
    );
\x_weight_0_2_reg_1386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => \x_weight_0_2_reg_1386_reg[10]_i_1_n_9\,
      Q => x_weight_0_2_reg_1386(9),
      R => '0'
    );
\y_weight_1_2_reg_1391[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(6),
      I1 => tmp_34_reg_1352(6),
      O => \y_weight_1_2_reg_1391[10]_i_10_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(5),
      I1 => tmp_34_reg_1352(5),
      O => \y_weight_1_2_reg_1391[10]_i_11_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(4),
      I1 => tmp_34_reg_1352(4),
      O => \y_weight_1_2_reg_1391[10]_i_12_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \y_weight_1_2_reg_1391_reg[10]_i_7_n_6\,
      I1 => tmp_35_reg_1303(7),
      I2 => tmp_36_reg_1308(7),
      O => \y_weight_1_2_reg_1391[10]_i_3_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_weight_1_2_reg_1391_reg[10]_i_7_n_6\,
      I1 => tmp_36_reg_1308(7),
      I2 => tmp_35_reg_1303(7),
      O => \y_weight_1_2_reg_1391[10]_i_4_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \y_weight_1_2_reg_1391_reg[10]_i_7_n_6\,
      I1 => tmp_36_reg_1308(7),
      I2 => tmp_35_reg_1303(7),
      O => \y_weight_1_2_reg_1391[10]_i_5_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \y_weight_1_2_reg_1391_reg[10]_i_7_n_6\,
      I1 => tmp_36_reg_1308(7),
      I2 => tmp_35_reg_1303(7),
      I3 => y_weight_0_2_fu_858_p2(7),
      I4 => tmp_35_reg_1303(6),
      I5 => tmp_36_reg_1308(6),
      O => \y_weight_1_2_reg_1391[10]_i_6_n_3\
    );
\y_weight_1_2_reg_1391[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(7),
      I1 => tmp_34_reg_1352(7),
      O => \y_weight_1_2_reg_1391[10]_i_9_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(1),
      I1 => tmp_34_reg_1352(1),
      O => \y_weight_1_2_reg_1391[3]_i_10_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(0),
      I1 => tmp_34_reg_1352(0),
      O => \y_weight_1_2_reg_1391[3]_i_11_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_36_reg_1308(1),
      I1 => tmp_35_reg_1303(1),
      I2 => y_weight_0_2_fu_858_p2(2),
      O => \y_weight_1_2_reg_1391[3]_i_2_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_35_reg_1303(0),
      I1 => tmp_36_reg_1308(0),
      O => \y_weight_1_2_reg_1391[3]_i_3_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_36_reg_1308(2),
      I1 => tmp_35_reg_1303(2),
      I2 => y_weight_0_2_fu_858_p2(3),
      I3 => \y_weight_1_2_reg_1391[3]_i_2_n_3\,
      O => \y_weight_1_2_reg_1391[3]_i_5_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_36_reg_1308(1),
      I1 => tmp_35_reg_1303(1),
      I2 => y_weight_0_2_fu_858_p2(2),
      I3 => \y_weight_1_2_reg_1391[3]_i_3_n_3\,
      O => \y_weight_1_2_reg_1391[3]_i_6_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_35_reg_1303(0),
      I1 => tmp_36_reg_1308(0),
      I2 => y_weight_0_2_fu_858_p2(1),
      O => \y_weight_1_2_reg_1391[3]_i_7_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(3),
      I1 => tmp_34_reg_1352(3),
      O => \y_weight_1_2_reg_1391[3]_i_8_n_3\
    );
\y_weight_1_2_reg_1391[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_32_reg_1341(2),
      I1 => tmp_34_reg_1352(2),
      O => \y_weight_1_2_reg_1391[3]_i_9_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_36_reg_1308(5),
      I1 => tmp_35_reg_1303(5),
      I2 => y_weight_0_2_fu_858_p2(6),
      O => \y_weight_1_2_reg_1391[7]_i_2_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_36_reg_1308(4),
      I1 => tmp_35_reg_1303(4),
      I2 => y_weight_0_2_fu_858_p2(5),
      O => \y_weight_1_2_reg_1391[7]_i_3_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_36_reg_1308(3),
      I1 => tmp_35_reg_1303(3),
      I2 => y_weight_0_2_fu_858_p2(4),
      O => \y_weight_1_2_reg_1391[7]_i_4_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_36_reg_1308(2),
      I1 => tmp_35_reg_1303(2),
      I2 => y_weight_0_2_fu_858_p2(3),
      O => \y_weight_1_2_reg_1391[7]_i_5_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_weight_1_2_reg_1391[7]_i_2_n_3\,
      I1 => tmp_36_reg_1308(6),
      I2 => tmp_35_reg_1303(6),
      I3 => y_weight_0_2_fu_858_p2(7),
      O => \y_weight_1_2_reg_1391[7]_i_6_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_36_reg_1308(5),
      I1 => tmp_35_reg_1303(5),
      I2 => y_weight_0_2_fu_858_p2(6),
      I3 => \y_weight_1_2_reg_1391[7]_i_3_n_3\,
      O => \y_weight_1_2_reg_1391[7]_i_7_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_36_reg_1308(4),
      I1 => tmp_35_reg_1303(4),
      I2 => y_weight_0_2_fu_858_p2(5),
      I3 => \y_weight_1_2_reg_1391[7]_i_4_n_3\,
      O => \y_weight_1_2_reg_1391[7]_i_8_n_3\
    );
\y_weight_1_2_reg_1391[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_36_reg_1308(3),
      I1 => tmp_35_reg_1303(3),
      I2 => y_weight_0_2_fu_858_p2(4),
      I3 => \y_weight_1_2_reg_1391[7]_i_5_n_3\,
      O => \y_weight_1_2_reg_1391[7]_i_9_n_3\
    );
\y_weight_1_2_reg_1391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(0),
      Q => y_weight_1_2_reg_1391(0),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(10),
      Q => y_weight_1_2_reg_1391(10),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_reg_1391_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_y_weight_1_2_reg_1391_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_weight_1_2_reg_1391_reg[10]_i_2_n_5\,
      CO(0) => \y_weight_1_2_reg_1391_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y_weight_1_2_reg_1391[10]_i_3_n_3\,
      DI(0) => \y_weight_1_2_reg_1391[10]_i_4_n_3\,
      O(3) => \NLW_y_weight_1_2_reg_1391_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => y_weight_1_2_fu_896_p2(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \y_weight_1_2_reg_1391[10]_i_5_n_3\,
      S(0) => \y_weight_1_2_reg_1391[10]_i_6_n_3\
    );
\y_weight_1_2_reg_1391_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_reg_1391_reg[10]_i_8_n_3\,
      CO(3 downto 1) => \NLW_y_weight_1_2_reg_1391_reg[10]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \y_weight_1_2_reg_1391_reg[10]_i_7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_y_weight_1_2_reg_1391_reg[10]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\y_weight_1_2_reg_1391_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_reg_1391_reg[3]_i_4_n_3\,
      CO(3) => \y_weight_1_2_reg_1391_reg[10]_i_8_n_3\,
      CO(2) => \y_weight_1_2_reg_1391_reg[10]_i_8_n_4\,
      CO(1) => \y_weight_1_2_reg_1391_reg[10]_i_8_n_5\,
      CO(0) => \y_weight_1_2_reg_1391_reg[10]_i_8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_32_reg_1341(7 downto 4),
      O(3 downto 0) => y_weight_0_2_fu_858_p2(7 downto 4),
      S(3) => \y_weight_1_2_reg_1391[10]_i_9_n_3\,
      S(2) => \y_weight_1_2_reg_1391[10]_i_10_n_3\,
      S(1) => \y_weight_1_2_reg_1391[10]_i_11_n_3\,
      S(0) => \y_weight_1_2_reg_1391[10]_i_12_n_3\
    );
\y_weight_1_2_reg_1391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(1),
      Q => y_weight_1_2_reg_1391(1),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(2),
      Q => y_weight_1_2_reg_1391(2),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(3),
      Q => y_weight_1_2_reg_1391(3),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_1_2_reg_1391_reg[3]_i_1_n_3\,
      CO(2) => \y_weight_1_2_reg_1391_reg[3]_i_1_n_4\,
      CO(1) => \y_weight_1_2_reg_1391_reg[3]_i_1_n_5\,
      CO(0) => \y_weight_1_2_reg_1391_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \y_weight_1_2_reg_1391[3]_i_2_n_3\,
      DI(2) => \y_weight_1_2_reg_1391[3]_i_3_n_3\,
      DI(1) => y_weight_0_2_fu_858_p2(1),
      DI(0) => '0',
      O(3 downto 0) => y_weight_1_2_fu_896_p2(3 downto 0),
      S(3) => \y_weight_1_2_reg_1391[3]_i_5_n_3\,
      S(2) => \y_weight_1_2_reg_1391[3]_i_6_n_3\,
      S(1) => \y_weight_1_2_reg_1391[3]_i_7_n_3\,
      S(0) => y_weight_0_2_fu_858_p2(0)
    );
\y_weight_1_2_reg_1391_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_1_2_reg_1391_reg[3]_i_4_n_3\,
      CO(2) => \y_weight_1_2_reg_1391_reg[3]_i_4_n_4\,
      CO(1) => \y_weight_1_2_reg_1391_reg[3]_i_4_n_5\,
      CO(0) => \y_weight_1_2_reg_1391_reg[3]_i_4_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => tmp_32_reg_1341(3 downto 0),
      O(3 downto 0) => y_weight_0_2_fu_858_p2(3 downto 0),
      S(3) => \y_weight_1_2_reg_1391[3]_i_8_n_3\,
      S(2) => \y_weight_1_2_reg_1391[3]_i_9_n_3\,
      S(1) => \y_weight_1_2_reg_1391[3]_i_10_n_3\,
      S(0) => \y_weight_1_2_reg_1391[3]_i_11_n_3\
    );
\y_weight_1_2_reg_1391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(4),
      Q => y_weight_1_2_reg_1391(4),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(5),
      Q => y_weight_1_2_reg_1391(5),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(6),
      Q => y_weight_1_2_reg_1391(6),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(7),
      Q => y_weight_1_2_reg_1391(7),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_reg_1391_reg[3]_i_1_n_3\,
      CO(3) => \y_weight_1_2_reg_1391_reg[7]_i_1_n_3\,
      CO(2) => \y_weight_1_2_reg_1391_reg[7]_i_1_n_4\,
      CO(1) => \y_weight_1_2_reg_1391_reg[7]_i_1_n_5\,
      CO(0) => \y_weight_1_2_reg_1391_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \y_weight_1_2_reg_1391[7]_i_2_n_3\,
      DI(2) => \y_weight_1_2_reg_1391[7]_i_3_n_3\,
      DI(1) => \y_weight_1_2_reg_1391[7]_i_4_n_3\,
      DI(0) => \y_weight_1_2_reg_1391[7]_i_5_n_3\,
      O(3 downto 0) => y_weight_1_2_fu_896_p2(7 downto 4),
      S(3) => \y_weight_1_2_reg_1391[7]_i_6_n_3\,
      S(2) => \y_weight_1_2_reg_1391[7]_i_7_n_3\,
      S(1) => \y_weight_1_2_reg_1391[7]_i_8_n_3\,
      S(0) => \y_weight_1_2_reg_1391[7]_i_9_n_3\
    );
\y_weight_1_2_reg_1391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(8),
      Q => y_weight_1_2_reg_1391(8),
      R => '0'
    );
\y_weight_1_2_reg_1391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => y_weight_1_2_fu_896_p2(9),
      Q => y_weight_1_2_reg_1391(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_sobel_filter_0_0,sobel_filter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sobel_filter,Vivado 2018.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_gmem0_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "27'b000000000000000001000000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "27'b000000100000000000000000000";
  attribute ap_ST_fsm_pp1_stage1 : string;
  attribute ap_ST_fsm_pp1_stage1 of inst : label is "27'b000001000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "27'b000000000000000000000000001";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "27'b000000000000000010000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "27'b000000000000000100000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "27'b000000000000001000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "27'b000000000000010000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "27'b000000000000100000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "27'b000000000001000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "27'b000000000010000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "27'b000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "27'b000000000100000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "27'b000000001000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "27'b000000010000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "27'b000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "27'b000010000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "27'b000100000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "27'b001000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "27'b010000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "27'b100000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "27'b000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "27'b000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "27'b000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "27'b000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "27'b000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "27'b000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem0_ARADDR(31 downto 0) => m_axi_gmem0_ARADDR(31 downto 0),
      m_axi_gmem0_ARBURST(1 downto 0) => m_axi_gmem0_ARBURST(1 downto 0),
      m_axi_gmem0_ARCACHE(3 downto 0) => m_axi_gmem0_ARCACHE(3 downto 0),
      m_axi_gmem0_ARID(0) => NLW_inst_m_axi_gmem0_ARID_UNCONNECTED(0),
      m_axi_gmem0_ARLEN(7 downto 0) => m_axi_gmem0_ARLEN(7 downto 0),
      m_axi_gmem0_ARLOCK(1 downto 0) => m_axi_gmem0_ARLOCK(1 downto 0),
      m_axi_gmem0_ARPROT(2 downto 0) => m_axi_gmem0_ARPROT(2 downto 0),
      m_axi_gmem0_ARQOS(3 downto 0) => m_axi_gmem0_ARQOS(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARREGION(3 downto 0) => m_axi_gmem0_ARREGION(3 downto 0),
      m_axi_gmem0_ARSIZE(2 downto 0) => m_axi_gmem0_ARSIZE(2 downto 0),
      m_axi_gmem0_ARUSER(0) => NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED(0),
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_AWADDR(31 downto 0) => m_axi_gmem0_AWADDR(31 downto 0),
      m_axi_gmem0_AWBURST(1 downto 0) => m_axi_gmem0_AWBURST(1 downto 0),
      m_axi_gmem0_AWCACHE(3 downto 0) => m_axi_gmem0_AWCACHE(3 downto 0),
      m_axi_gmem0_AWID(0) => NLW_inst_m_axi_gmem0_AWID_UNCONNECTED(0),
      m_axi_gmem0_AWLEN(7 downto 0) => m_axi_gmem0_AWLEN(7 downto 0),
      m_axi_gmem0_AWLOCK(1 downto 0) => m_axi_gmem0_AWLOCK(1 downto 0),
      m_axi_gmem0_AWPROT(2 downto 0) => m_axi_gmem0_AWPROT(2 downto 0),
      m_axi_gmem0_AWQOS(3 downto 0) => m_axi_gmem0_AWQOS(3 downto 0),
      m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
      m_axi_gmem0_AWREGION(3 downto 0) => m_axi_gmem0_AWREGION(3 downto 0),
      m_axi_gmem0_AWSIZE(2 downto 0) => m_axi_gmem0_AWSIZE(2 downto 0),
      m_axi_gmem0_AWUSER(0) => NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED(0),
      m_axi_gmem0_AWVALID => m_axi_gmem0_AWVALID,
      m_axi_gmem0_BID(0) => '0',
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BRESP(1 downto 0) => m_axi_gmem0_BRESP(1 downto 0),
      m_axi_gmem0_BUSER(0) => '0',
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      m_axi_gmem0_RDATA(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RID(0) => '0',
      m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RUSER(0) => '0',
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      m_axi_gmem0_WDATA(31 downto 0) => m_axi_gmem0_WDATA(31 downto 0),
      m_axi_gmem0_WID(0) => NLW_inst_m_axi_gmem0_WID_UNCONNECTED(0),
      m_axi_gmem0_WLAST => m_axi_gmem0_WLAST,
      m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
      m_axi_gmem0_WSTRB(3 downto 0) => m_axi_gmem0_WSTRB(3 downto 0),
      m_axi_gmem0_WUSER(0) => NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED(0),
      m_axi_gmem0_WVALID => m_axi_gmem0_WVALID,
      m_axi_gmem1_ARADDR(31 downto 0) => m_axi_gmem1_ARADDR(31 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => m_axi_gmem1_ARBURST(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => m_axi_gmem1_ARCACHE(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 0) => m_axi_gmem1_ARLEN(7 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => m_axi_gmem1_ARLOCK(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => m_axi_gmem1_ARPROT(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => m_axi_gmem1_ARQOS(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => m_axi_gmem1_ARREGION(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => m_axi_gmem1_ARSIZE(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(31 downto 0) => m_axi_gmem1_AWADDR(31 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => m_axi_gmem1_AWBURST(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => m_axi_gmem1_AWCACHE(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => m_axi_gmem1_AWLEN(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => m_axi_gmem1_AWLOCK(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => m_axi_gmem1_AWPROT(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => m_axi_gmem1_AWQOS(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWREGION(3 downto 0) => m_axi_gmem1_AWREGION(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => m_axi_gmem1_AWSIZE(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => m_axi_gmem1_BRESP(1 downto 0),
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
