// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module workload (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        data_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] data_address0;
output   data_ce0;
output   data_we0;
output  [7:0] data_d0;
input  [7:0] data_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] data_address0;
reg data_ce0;
reg data_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] local_key_0_q0;
wire   [7:0] local_key_1_q0;
wire   [5:0] j_2_fu_363_p2;
wire    ap_CS_fsm_state2;
wire   [1:0] j_4_fu_375_p2;
reg   [1:0] j_4_reg_540;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_1_fu_381_p1;
reg   [0:0] tmp_1_reg_545;
wire   [0:0] exitcond3_fu_369_p2;
wire   [1:0] tmp_4_fu_385_p2;
reg   [1:0] tmp_4_reg_549;
wire   [1:0] k_2_fu_397_p2;
reg   [1:0] k_2_reg_557;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond5_fu_391_p2;
wire   [0:0] tmp_7_fu_413_p1;
reg   [0:0] tmp_7_reg_567;
wire   [7:0] buf_1_1_7_fu_417_p3;
wire    ap_CS_fsm_state7;
wire   [7:0] buf_1_1_8_fu_424_p3;
wire   [7:0] buf_1_1_4_fu_431_p3;
wire   [7:0] buf_1_1_6_fu_438_p3;
reg   [7:0] buf_0_0_3_reg_595;
wire    ap_CS_fsm_state9;
wire    grp_aes256_encrypt_ecb_fu_337_ap_ready;
wire    grp_aes256_encrypt_ecb_fu_337_ap_done;
wire    grp_aes256_encrypt_ecb_fu_347_ap_ready;
wire    grp_aes256_encrypt_ecb_fu_347_ap_done;
reg    ap_block_state9_on_subcall_done;
reg   [7:0] buf_0_1_3_reg_601;
reg   [7:0] buf_1_0_3_reg_607;
reg   [7:0] buf_1_1_3_reg_613;
wire   [1:0] j_5_fu_467_p2;
reg   [1:0] j_5_reg_622;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_5_fu_473_p1;
reg   [0:0] tmp_5_reg_627;
wire   [0:0] exitcond6_fu_461_p2;
wire   [1:0] tmp_6_fu_477_p2;
reg   [1:0] tmp_6_reg_632;
wire   [1:0] k_3_fu_489_p2;
wire    ap_CS_fsm_state11;
wire    grp_aes256_encrypt_ecb_fu_337_ap_start;
wire    grp_aes256_encrypt_ecb_fu_337_ap_idle;
wire   [4:0] grp_aes256_encrypt_ecb_fu_337_k_address0;
wire    grp_aes256_encrypt_ecb_fu_337_k_ce0;
wire   [7:0] grp_aes256_encrypt_ecb_fu_337_ap_return_0;
wire   [7:0] grp_aes256_encrypt_ecb_fu_337_ap_return_1;
wire    grp_aes256_encrypt_ecb_fu_347_ap_start;
wire    grp_aes256_encrypt_ecb_fu_347_ap_idle;
wire   [4:0] grp_aes256_encrypt_ecb_fu_347_k_address0;
wire    grp_aes256_encrypt_ecb_fu_347_k_ce0;
wire   [7:0] grp_aes256_encrypt_ecb_fu_347_ap_return_0;
wire   [7:0] grp_aes256_encrypt_ecb_fu_347_ap_return_1;
reg   [5:0] j_reg_81;
wire   [0:0] exitcond2_fu_357_p2;
reg   [7:0] buf_1_1_reg_92;
reg   [7:0] buf_1_0_reg_104;
reg   [7:0] buf_0_1_reg_116;
reg   [7:0] buf_0_0_reg_128;
wire   [0:0] ap_phi_mux_i_2_phi_fu_145_p4;
reg   [0:0] i_2_reg_140;
wire    ap_CS_fsm_state3;
reg   [7:0] buf_1_1_1_reg_153;
wire    ap_CS_fsm_state4;
reg   [7:0] buf_1_0_1_reg_164;
reg   [7:0] buf_0_1_1_reg_175;
reg   [7:0] buf_0_0_1_reg_186;
reg   [1:0] j_1_reg_197;
reg   [7:0] buf_1_1_2_reg_208;
wire    ap_CS_fsm_state8;
reg   [7:0] buf_1_0_2_reg_220;
reg   [7:0] buf_0_1_2_reg_232;
reg   [7:0] buf_0_0_2_reg_244;
reg   [1:0] k_reg_256;
reg   [7:0] buf_1_1_2_be_reg_267;
reg   [7:0] buf_1_0_2_be_reg_279;
reg   [7:0] buf_0_1_2_be_reg_291;
reg   [7:0] buf_0_0_2_be_reg_303;
reg   [1:0] j_3_reg_315;
wire   [0:0] exitcond_fu_483_p2;
reg   [1:0] k_1_reg_326;
reg    grp_aes256_encrypt_ecb_fu_337_ap_start_reg;
reg    grp_aes256_encrypt_ecb_fu_347_ap_start_reg;
wire   [63:0] sum_cast_fu_408_p1;
wire   [63:0] sum2_cast_fu_524_p1;
wire   [1:0] tmp7_fu_403_p2;
wire   [0:0] tmp_9_fu_495_p1;
wire   [7:0] buf_1_load_phi_fu_499_p3;
wire   [7:0] buf_0_load_phi_fu_505_p3;
wire   [1:0] tmp8_fu_519_p2;
reg   [10:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_aes256_encrypt_ecb_fu_337_ap_start_reg = 1'b0;
#0 grp_aes256_encrypt_ecb_fu_347_ap_start_reg = 1'b0;
end

workload_local_key_0 #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_key_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_aes256_encrypt_ecb_fu_337_k_address0),
    .ce0(grp_aes256_encrypt_ecb_fu_337_k_ce0),
    .q0(local_key_0_q0)
);

workload_local_key_0 #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_key_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_aes256_encrypt_ecb_fu_347_k_address0),
    .ce0(grp_aes256_encrypt_ecb_fu_347_k_ce0),
    .q0(local_key_1_q0)
);

aes256_encrypt_ecb grp_aes256_encrypt_ecb_fu_337(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes256_encrypt_ecb_fu_337_ap_start),
    .ap_done(grp_aes256_encrypt_ecb_fu_337_ap_done),
    .ap_idle(grp_aes256_encrypt_ecb_fu_337_ap_idle),
    .ap_ready(grp_aes256_encrypt_ecb_fu_337_ap_ready),
    .k_address0(grp_aes256_encrypt_ecb_fu_337_k_address0),
    .k_ce0(grp_aes256_encrypt_ecb_fu_337_k_ce0),
    .k_q0(local_key_0_q0),
    .p_read(buf_0_0_1_reg_186),
    .p_read1(buf_0_1_1_reg_175),
    .ap_return_0(grp_aes256_encrypt_ecb_fu_337_ap_return_0),
    .ap_return_1(grp_aes256_encrypt_ecb_fu_337_ap_return_1)
);

aes256_encrypt_ecb grp_aes256_encrypt_ecb_fu_347(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes256_encrypt_ecb_fu_347_ap_start),
    .ap_done(grp_aes256_encrypt_ecb_fu_347_ap_done),
    .ap_idle(grp_aes256_encrypt_ecb_fu_347_ap_idle),
    .ap_ready(grp_aes256_encrypt_ecb_fu_347_ap_ready),
    .k_address0(grp_aes256_encrypt_ecb_fu_347_k_address0),
    .k_ce0(grp_aes256_encrypt_ecb_fu_347_k_ce0),
    .k_q0(local_key_1_q0),
    .p_read(buf_1_0_1_reg_164),
    .p_read1(buf_1_1_1_reg_153),
    .ap_return_0(grp_aes256_encrypt_ecb_fu_347_ap_return_0),
    .ap_return_1(grp_aes256_encrypt_ecb_fu_347_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes256_encrypt_ecb_fu_337_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond3_fu_369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_aes256_encrypt_ecb_fu_337_ap_start_reg <= 1'b1;
        end else if ((grp_aes256_encrypt_ecb_fu_337_ap_ready == 1'b1)) begin
            grp_aes256_encrypt_ecb_fu_337_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes256_encrypt_ecb_fu_347_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond3_fu_369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_aes256_encrypt_ecb_fu_347_ap_start_reg <= 1'b1;
        end else if ((grp_aes256_encrypt_ecb_fu_347_ap_ready == 1'b1)) begin
            grp_aes256_encrypt_ecb_fu_347_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_0_1_reg_186 <= buf_0_0_2_reg_244;
    end else if (((ap_phi_mux_i_2_phi_fu_145_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        buf_0_0_1_reg_186 <= buf_0_0_reg_128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_1_reg_545 == 1'd0)) begin
            buf_0_0_2_be_reg_303 <= buf_1_1_8_fu_424_p3;
        end else if ((tmp_1_reg_545 == 1'd1)) begin
            buf_0_0_2_be_reg_303 <= buf_0_0_2_reg_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_0_0_2_reg_244 <= buf_0_0_2_be_reg_303;
    end else if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        buf_0_0_2_reg_244 <= buf_0_0_1_reg_186;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        buf_0_1_1_reg_175 <= buf_0_1_2_reg_232;
    end else if (((ap_phi_mux_i_2_phi_fu_145_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        buf_0_1_1_reg_175 <= buf_0_1_reg_116;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_1_reg_545 == 1'd0)) begin
            buf_0_1_2_be_reg_291 <= buf_1_1_7_fu_417_p3;
        end else if ((tmp_1_reg_545 == 1'd1)) begin
            buf_0_1_2_be_reg_291 <= buf_0_1_2_reg_232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_0_1_2_reg_232 <= buf_0_1_2_be_reg_291;
    end else if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        buf_0_1_2_reg_232 <= buf_0_1_1_reg_175;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_0_1_reg_164 <= buf_1_0_2_reg_220;
    end else if (((ap_phi_mux_i_2_phi_fu_145_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        buf_1_0_1_reg_164 <= buf_1_0_reg_104;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_1_reg_545 == 1'd0)) begin
            buf_1_0_2_be_reg_279 <= buf_1_0_2_reg_220;
        end else if ((tmp_1_reg_545 == 1'd1)) begin
            buf_1_0_2_be_reg_279 <= buf_1_1_6_fu_438_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_1_0_2_reg_220 <= buf_1_0_2_be_reg_279;
    end else if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        buf_1_0_2_reg_220 <= buf_1_0_1_reg_164;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        buf_1_1_1_reg_153 <= buf_1_1_2_reg_208;
    end else if (((ap_phi_mux_i_2_phi_fu_145_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        buf_1_1_1_reg_153 <= buf_1_1_reg_92;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_1_reg_545 == 1'd0)) begin
            buf_1_1_2_be_reg_267 <= buf_1_1_2_reg_208;
        end else if ((tmp_1_reg_545 == 1'd1)) begin
            buf_1_1_2_be_reg_267 <= buf_1_1_4_fu_431_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_1_1_2_reg_208 <= buf_1_1_2_be_reg_267;
    end else if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        buf_1_1_2_reg_208 <= buf_1_1_1_reg_153;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_2_reg_140 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (exitcond6_fu_461_p2 == 1'd1))) begin
        i_2_reg_140 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        j_1_reg_197 <= j_4_reg_540;
    end else if (((ap_phi_mux_i_2_phi_fu_145_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j_1_reg_197 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
        j_3_reg_315 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (exitcond_fu_483_p2 == 1'd1))) begin
        j_3_reg_315 <= j_5_reg_622;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_reg_81 <= 6'd0;
    end else if (((exitcond2_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_81 <= j_2_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        k_1_reg_326 <= k_3_fu_489_p2;
    end else if (((exitcond6_fu_461_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        k_1_reg_326 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        k_reg_256 <= k_2_reg_557;
    end else if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k_reg_256 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
        buf_0_0_3_reg_595 <= grp_aes256_encrypt_ecb_fu_337_ap_return_0;
        buf_0_1_3_reg_601 <= grp_aes256_encrypt_ecb_fu_337_ap_return_1;
        buf_1_0_3_reg_607 <= grp_aes256_encrypt_ecb_fu_347_ap_return_0;
        buf_1_1_3_reg_613 <= grp_aes256_encrypt_ecb_fu_347_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (exitcond6_fu_461_p2 == 1'd1))) begin
        buf_0_0_reg_128 <= buf_0_0_3_reg_595;
        buf_0_1_reg_116 <= buf_0_1_3_reg_601;
        buf_1_0_reg_104 <= buf_1_0_3_reg_607;
        buf_1_1_reg_92 <= buf_1_1_3_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_4_reg_540 <= j_4_fu_375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_5_reg_622 <= j_5_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        k_2_reg_557 <= k_2_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_1_reg_545 <= tmp_1_fu_381_p1;
        tmp_4_reg_549[1] <= tmp_4_fu_385_p2[1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_461_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_5_reg_627 <= tmp_5_fu_473_p1;
        tmp_6_reg_632[1] <= tmp_6_fu_477_p2[1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_391_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_7_reg_567 <= tmp_7_fu_413_p1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (ap_phi_mux_i_2_phi_fu_145_p4 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (ap_phi_mux_i_2_phi_fu_145_p4 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        data_address0 = sum2_cast_fu_524_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_address0 = sum_cast_fu_408_p1;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        data_we0 = 1'b1;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond2_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (ap_phi_mux_i_2_phi_fu_145_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((exitcond3_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond5_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (exitcond6_fu_461_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (exitcond_fu_483_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9_on_subcall_done = ((grp_aes256_encrypt_ecb_fu_347_ap_done == 1'b0) | (grp_aes256_encrypt_ecb_fu_337_ap_done == 1'b0));
end

assign ap_phi_mux_i_2_phi_fu_145_p4 = i_2_reg_140;

assign buf_0_load_phi_fu_505_p3 = ((tmp_9_fu_495_p1[0:0] === 1'b1) ? buf_0_1_3_reg_601 : buf_0_0_3_reg_595);

assign buf_1_1_4_fu_431_p3 = ((tmp_7_reg_567[0:0] === 1'b1) ? data_q0 : buf_1_1_2_reg_208);

assign buf_1_1_6_fu_438_p3 = ((tmp_7_reg_567[0:0] === 1'b1) ? buf_1_0_2_reg_220 : data_q0);

assign buf_1_1_7_fu_417_p3 = ((tmp_7_reg_567[0:0] === 1'b1) ? data_q0 : buf_0_1_2_reg_232);

assign buf_1_1_8_fu_424_p3 = ((tmp_7_reg_567[0:0] === 1'b1) ? buf_0_0_2_reg_244 : data_q0);

assign buf_1_load_phi_fu_499_p3 = ((tmp_9_fu_495_p1[0:0] === 1'b1) ? buf_1_1_3_reg_613 : buf_1_0_3_reg_607);

assign data_d0 = ((tmp_5_reg_627[0:0] === 1'b1) ? buf_1_load_phi_fu_499_p3 : buf_0_load_phi_fu_505_p3);

assign exitcond2_fu_357_p2 = ((j_reg_81 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond3_fu_369_p2 = ((j_1_reg_197 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond5_fu_391_p2 = ((k_reg_256 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond6_fu_461_p2 = ((j_3_reg_315 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond_fu_483_p2 = ((k_1_reg_326 == 2'd2) ? 1'b1 : 1'b0);

assign grp_aes256_encrypt_ecb_fu_337_ap_start = grp_aes256_encrypt_ecb_fu_337_ap_start_reg;

assign grp_aes256_encrypt_ecb_fu_347_ap_start = grp_aes256_encrypt_ecb_fu_347_ap_start_reg;

assign j_2_fu_363_p2 = (j_reg_81 + 6'd1);

assign j_4_fu_375_p2 = (j_1_reg_197 + 2'd1);

assign j_5_fu_467_p2 = (j_3_reg_315 + 2'd1);

assign k_2_fu_397_p2 = (k_reg_256 + 2'd1);

assign k_3_fu_489_p2 = (k_1_reg_326 + 2'd1);

assign sum2_cast_fu_524_p1 = tmp8_fu_519_p2;

assign sum_cast_fu_408_p1 = tmp7_fu_403_p2;

assign tmp7_fu_403_p2 = (k_reg_256 + tmp_4_reg_549);

assign tmp8_fu_519_p2 = (k_1_reg_326 + tmp_6_reg_632);

assign tmp_1_fu_381_p1 = j_1_reg_197[0:0];

assign tmp_4_fu_385_p2 = j_1_reg_197 << 2'd1;

assign tmp_5_fu_473_p1 = j_3_reg_315[0:0];

assign tmp_6_fu_477_p2 = j_3_reg_315 << 2'd1;

assign tmp_7_fu_413_p1 = k_reg_256[0:0];

assign tmp_9_fu_495_p1 = k_1_reg_326[0:0];

always @ (posedge ap_clk) begin
    tmp_4_reg_549[0] <= 1'b0;
    tmp_6_reg_632[0] <= 1'b0;
end

endmodule //workload
