--dcfifo_mixed_widths ADD_USEDW_MSB_BIT="OFF" CARRY_CHAIN="MANUAL" CBX_SINGLE_OUTPUT_FILE="OFF" CLOCKS_ARE_SYNCHRONIZED="TRUE" DEVICE_FAMILY="Agilex 7" DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT="TRUE" ENABLE_ECC="FALSE" LPM_NUMWORDS=128 LPM_SHOWAHEAD="ON" LPM_WIDTH=168 LPM_WIDTH_R=168 LPM_WIDTHU=7 LPM_WIDTHU_R=7 OVERFLOW_CHECKING="ON" RAM_BLOCK_TYPE="M20K" RDSYNC_DELAYPIPE=3 READ_ACLR_SYNCH="OFF" UNDERFLOW_CHECKING="ON" USE_EAB="ON" WRITE_ACLR_SYNCH="OFF" WRSYNC_DELAYPIPE=3 aclr data q rdclk rdempty rdreq rdusedw wrclk wrfull wrreq wrusedw ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES="CARE" CYCLONEII_M4K_COMPATIBILITY="ON" INTENDED_DEVICE_FAMILY="Agilex" LOW_POWER_MODE="NONE" lpm_hint="DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE" ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
--VERSION_BEGIN 24.3 cbx_a_gray2bin 2024:10:24:10:32:27:SC cbx_a_graycounter 2024:10:24:10:32:27:SC cbx_altdpram 2024:10:24:10:32:27:SC cbx_altera_counter 2024:10:24:10:32:27:SC cbx_altera_gray_counter 2024:10:24:10:32:27:SC cbx_altera_syncram 2024:10:24:10:32:27:SC cbx_altera_syncram_ltm 2024:10:24:10:32:27:SC cbx_altera_syncram_nd_impl 2024:10:24:10:32:27:SC cbx_altsyncram 2024:10:24:10:32:27:SC cbx_dcfifo 2024:10:24:10:32:27:SC cbx_fifo_common 2024:10:24:10:32:27:SC cbx_libertymesa 2024:10:24:10:32:27:SC cbx_lpm_add_sub 2024:10:24:10:32:27:SC cbx_lpm_compare 2024:10:24:10:32:27:SC cbx_lpm_counter 2024:10:24:10:32:27:SC cbx_lpm_decode 2024:10:24:10:32:27:SC cbx_lpm_mux 2024:10:24:10:32:27:SC cbx_mgl 2024:10:24:10:32:30:SC cbx_nadder 2024:10:24:10:32:27:SC cbx_scfifo 2024:10:24:10:32:27:SC cbx_stratix 2024:10:24:10:32:27:SC cbx_stratixii 2024:10:24:10:32:27:SC cbx_stratixiii 2024:10:24:10:32:27:SC cbx_stratixv 2024:10:24:10:32:27:SC cbx_util_mgl 2024:10:24:10:32:27:SC  VERSION_END


-- Copyright (C) 2024  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and any partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the Intel FPGA Software License Subscription Agreements 
--  on the Quartus Prime software download page.


FUNCTION a_gray2bin_dvj92 (gray[7..0])
RETURNS ( bin[7..0]);
FUNCTION altera_gray_counter (clk, enable, reset)
WITH ( PVALUE, WIDTH = 6)
RETURNS ( q[WIDTH-1..0]);
FUNCTION altera_syncram_737r1 (aclr1, address_a[6..0], address_b[6..0], addressstall_b, clock0, clock1, data_a[167..0], wren_a)
RETURNS ( q_b[167..0]);
FUNCTION dffpipe_fokj (clock, clrn, d[7..0])
RETURNS ( q[7..0]);
FUNCTION alt_synch_pipe_a3b71 (clock, clrn, d[7..0])
RETURNS ( q[7..0]);
FUNCTION cmpr_mbip1 (dataa[3..0], datab[3..0])
RETURNS ( aeb);
FUNCTION mux_mek71 (data[1..0], sel[0..0])
RETURNS ( result[0..0]);

--synthesis_resources = altera_gray_counter 2 lut 18 M20K 5 reg 76 
OPTIONS ALTERA_INTERNAL_OPTION = "AUTO_SHIFT_REGISTER_RECOGNITION=OFF;REMOVE_DUPLICATE_REGISTERS=OFF;SYNCHRONIZER_IDENTIFICATION=OFF;SYNCHRONIZATION_REGISTER_CHAIN_LENGTH = 1;suppress_da_rule_internal=d101;suppress_da_rule_internal=d102;suppress_da_rule_internal=d103;{-to wrptr_g1p} suppress_da_rule_internal=S102;{-to rdemp_eq_comp_lsb_aeb} POWER_UP_LEVEL=HIGH;{-to rdemp_eq_comp_msb_aeb} POWER_UP_LEVEL=HIGH;{-to wrptr_g} suppress_da_rule_internal=S102;{-to wrptr_g} POWER_UP_LEVEL=LOW";

SUBDESIGN dcfifo_9c7d
( 
	aclr	:	input;
	data[167..0]	:	input;
	q[167..0]	:	output;
	rdclk	:	input;
	rdempty	:	output;
	rdreq	:	input;
	rdusedw[6..0]	:	output;
	wrclk	:	input;
	wrfull	:	output;
	wrreq	:	input;
	wrusedw[6..0]	:	output;
) 
VARIABLE 
	rdptr_g_gray2bin : a_gray2bin_dvj92;
	rs_dgwp_gray2bin : a_gray2bin_dvj92;
	wrptr_g_gray2bin : a_gray2bin_dvj92;
	ws_dgrp_gray2bin : a_gray2bin_dvj92;
	rdptr_g1p : altera_gray_counter
		WITH (
			PVALUE = 1,
			WIDTH = 8
		);
	wrptr_g1p : altera_gray_counter
		WITH (
			PVALUE = 1,
			WIDTH = 8
		);
	fifo_altera_syncram : altera_syncram_737r1;
	delayed_wrptr_g[7..0] : dffe;
	rdemp_eq_comp_lsb_aeb : dffe
		WITH (
			power_up = "high"
		);
	rdemp_eq_comp_msb_aeb : dffe
		WITH (
			power_up = "high"
		);
	rdptr_g[7..0] : dffe;
	wrfull_eq_comp_lsb_mux_reg : dffe;
	wrfull_eq_comp_msb_mux_reg : dffe;
	wrptr_g[7..0] : dffe
		WITH (
			power_up = "low"
		);
	rs_brp : dffpipe_fokj;
	rs_bwp : dffpipe_fokj;
	rs_dgwp : alt_synch_pipe_a3b71;
	ws_brp : dffpipe_fokj;
	ws_bwp : dffpipe_fokj;
	ws_dgrp : alt_synch_pipe_a3b71;
	rdusedw_sub_dataa[7..0]	:	WIRE;
	rdusedw_sub_datab[7..0]	:	WIRE;
	rdusedw_sub_result[7..0]	:	WIRE;
	wrusedw_sub_dataa[7..0]	:	WIRE;
	wrusedw_sub_datab[7..0]	:	WIRE;
	wrusedw_sub_result[7..0]	:	WIRE;
	rdempty_eq_comp1_lsb : cmpr_mbip1;
	rdempty_eq_comp1_msb : cmpr_mbip1;
	rdempty_eq_comp_lsb : cmpr_mbip1;
	rdempty_eq_comp_msb : cmpr_mbip1;
	wrfull_eq_comp1_lsb : cmpr_mbip1;
	wrfull_eq_comp1_msb : cmpr_mbip1;
	wrfull_eq_comp_lsb : cmpr_mbip1;
	wrfull_eq_comp_msb : cmpr_mbip1;
	rdemp_eq_comp_lsb_mux : mux_mek71;
	rdemp_eq_comp_msb_mux : mux_mek71;
	wrfull_eq_comp_lsb_mux : mux_mek71;
	wrfull_eq_comp_msb_mux : mux_mek71;
	int_rdempty	: WIRE;
	int_wrfull	: WIRE;
	ram_address_a[6..0]	: WIRE;
	ram_address_b[6..0]	: WIRE;
	valid_rdreq	: WIRE;
	valid_wrreq	: WIRE;
	wrptr_g1s[7..0]	: WIRE;
	wrptr_gs[7..0]	: WIRE;

BEGIN 
	rdptr_g_gray2bin.gray[7..0] = rdptr_g[7..0].q;
	rs_dgwp_gray2bin.gray[7..0] = rs_dgwp.q[7..0];
	wrptr_g_gray2bin.gray[7..0] = wrptr_g[7..0].q;
	ws_dgrp_gray2bin.gray[7..0] = ws_dgrp.q[7..0];
	rdptr_g1p.clk = rdclk;
	rdptr_g1p.enable = valid_rdreq;
	rdptr_g1p.reset = aclr;
	wrptr_g1p.clk = wrclk;
	wrptr_g1p.enable = valid_wrreq;
	wrptr_g1p.reset = aclr;
	fifo_altera_syncram.aclr1 = aclr;
	fifo_altera_syncram.address_a[] = ram_address_a[];
	fifo_altera_syncram.address_b[] = ram_address_b[];
	fifo_altera_syncram.addressstall_b = (! valid_rdreq);
	fifo_altera_syncram.clock0 = wrclk;
	fifo_altera_syncram.clock1 = rdclk;
	fifo_altera_syncram.data_a[] = data[];
	fifo_altera_syncram.wren_a = valid_wrreq;
	delayed_wrptr_g[].clk = wrclk;
	delayed_wrptr_g[].clrn = (! aclr);
	delayed_wrptr_g[].d = wrptr_g[].q;
	rdemp_eq_comp_lsb_aeb.clk = rdclk;
	rdemp_eq_comp_lsb_aeb.d = rdemp_eq_comp_lsb_mux.result[];
	rdemp_eq_comp_lsb_aeb.prn = (! aclr);
	rdemp_eq_comp_msb_aeb.clk = rdclk;
	rdemp_eq_comp_msb_aeb.d = rdemp_eq_comp_msb_mux.result[];
	rdemp_eq_comp_msb_aeb.prn = (! aclr);
	rdptr_g[].clk = rdclk;
	rdptr_g[].clrn = (! aclr);
	rdptr_g[].d = rdptr_g1p.q[];
	rdptr_g[].ena = valid_rdreq;
	wrfull_eq_comp_lsb_mux_reg.clk = wrclk;
	wrfull_eq_comp_lsb_mux_reg.clrn = (! aclr);
	wrfull_eq_comp_lsb_mux_reg.d = wrfull_eq_comp_lsb_mux.result[];
	wrfull_eq_comp_msb_mux_reg.clk = wrclk;
	wrfull_eq_comp_msb_mux_reg.clrn = (! aclr);
	wrfull_eq_comp_msb_mux_reg.d = wrfull_eq_comp_msb_mux.result[];
	wrptr_g[].clk = wrclk;
	wrptr_g[].clrn = (! aclr);
	wrptr_g[].d = wrptr_g1p.q[];
	wrptr_g[].ena = valid_wrreq;
	rs_brp.clock = rdclk;
	rs_brp.clrn = (! aclr);
	rs_brp.d[] = rdptr_g_gray2bin.bin[];
	rs_bwp.clock = rdclk;
	rs_bwp.clrn = (! aclr);
	rs_bwp.d[] = rs_dgwp_gray2bin.bin[];
	rs_dgwp.clock = rdclk;
	rs_dgwp.clrn = (! aclr);
	rs_dgwp.d[] = delayed_wrptr_g[].q;
	ws_brp.clock = wrclk;
	ws_brp.clrn = (! aclr);
	ws_brp.d[] = ws_dgrp_gray2bin.bin[];
	ws_bwp.clock = wrclk;
	ws_bwp.clrn = (! aclr);
	ws_bwp.d[] = wrptr_g_gray2bin.bin[];
	ws_dgrp.clock = wrclk;
	ws_dgrp.clrn = (! aclr);
	ws_dgrp.d[] = rdptr_g[].q;
	rdusedw_sub_result[] = rdusedw_sub_dataa[] - rdusedw_sub_datab[];
	rdusedw_sub_dataa[] = rs_bwp.q[];
	rdusedw_sub_datab[] = rs_brp.q[];
	wrusedw_sub_result[] = wrusedw_sub_dataa[] - wrusedw_sub_datab[];
	wrusedw_sub_dataa[] = ws_bwp.q[];
	wrusedw_sub_datab[] = ws_brp.q[];
	rdempty_eq_comp1_lsb.dataa[3..0] = delayed_wrptr_g[3..0].q;
	rdempty_eq_comp1_lsb.datab[3..0] = rdptr_g1p.q[3..0];
	rdempty_eq_comp1_msb.dataa[3..0] = delayed_wrptr_g[7..4].q;
	rdempty_eq_comp1_msb.datab[3..0] = rdptr_g1p.q[7..4];
	rdempty_eq_comp_lsb.dataa[3..0] = delayed_wrptr_g[3..0].q;
	rdempty_eq_comp_lsb.datab[3..0] = rdptr_g[3..0].q;
	rdempty_eq_comp_msb.dataa[3..0] = delayed_wrptr_g[7..4].q;
	rdempty_eq_comp_msb.datab[3..0] = rdptr_g[7..4].q;
	wrfull_eq_comp1_lsb.dataa[3..0] = rdptr_g[3..0].q;
	wrfull_eq_comp1_lsb.datab[3..0] = wrptr_g1s[3..0];
	wrfull_eq_comp1_msb.dataa[3..0] = rdptr_g[7..4].q;
	wrfull_eq_comp1_msb.datab[3..0] = wrptr_g1s[7..4];
	wrfull_eq_comp_lsb.dataa[3..0] = rdptr_g[3..0].q;
	wrfull_eq_comp_lsb.datab[3..0] = wrptr_gs[3..0];
	wrfull_eq_comp_msb.dataa[3..0] = rdptr_g[7..4].q;
	wrfull_eq_comp_msb.datab[3..0] = wrptr_gs[7..4];
	rdemp_eq_comp_lsb_mux.data[] = ( rdempty_eq_comp1_lsb.aeb, rdempty_eq_comp_lsb.aeb);
	rdemp_eq_comp_lsb_mux.sel[] = valid_rdreq;
	rdemp_eq_comp_msb_mux.data[] = ( rdempty_eq_comp1_msb.aeb, rdempty_eq_comp_msb.aeb);
	rdemp_eq_comp_msb_mux.sel[] = valid_rdreq;
	wrfull_eq_comp_lsb_mux.data[] = ( wrfull_eq_comp1_lsb.aeb, wrfull_eq_comp_lsb.aeb);
	wrfull_eq_comp_lsb_mux.sel[] = valid_wrreq;
	wrfull_eq_comp_msb_mux.data[] = ( wrfull_eq_comp1_msb.aeb, wrfull_eq_comp_msb.aeb);
	wrfull_eq_comp_msb_mux.sel[] = valid_wrreq;
	int_rdempty = (rdemp_eq_comp_lsb_aeb.q & rdemp_eq_comp_msb_aeb.q);
	int_wrfull = (wrfull_eq_comp_lsb_mux_reg.q & wrfull_eq_comp_msb_mux_reg.q);
	q[] = fifo_altera_syncram.q_b[];
	ram_address_a[] = ( (wrptr_g[7..7].q $ wrptr_g[6..6].q), wrptr_g[5..0].q);
	ram_address_b[] = ( (rdptr_g1p.q[7..7] $ rdptr_g1p.q[6..6]), rdptr_g1p.q[5..0]);
	rdempty = int_rdempty;
	rdusedw[] = ( rdusedw_sub_result[6..0]);
	valid_rdreq = (rdreq & (! int_rdempty));
	valid_wrreq = (wrreq & (! int_wrfull));
	wrfull = int_wrfull;
	wrptr_g1s[] = ( (! wrptr_g1p.q[7..7]), (! wrptr_g1p.q[6..6]), wrptr_g1p.q[5..0]);
	wrptr_gs[] = ( (! wrptr_g[7..7].q), (! wrptr_g[6..6].q), wrptr_g[5..0].q);
	wrusedw[] = ( wrusedw_sub_result[6..0]);
	ASSERT (0) 
	REPORT "RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE"
	SEVERITY WARNING;
	ASSERT (0) 
	REPORT "WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE"
	SEVERITY WARNING;
END;
--VALID FILE
