[MAIN]
Title=Generic RAM IP Core 
Description=RAM core, infer internal RAM Blocks for most of FPGA families
Version=0.4
Date=2015/06/14
Author=Miguel A. Risco-Castillo
CodeURL=https://github.com/mriscoc/SBA_Library/blob/master/RAM/RAM.vhd
DataSheetURL=https://github.com/mriscoc/SBA_Library/blob/master/RAM/readme.md
Image=https://raw.githubusercontent.com/mriscoc/SBA-Library/master/RAM/image.png
Categories=
SBAversion=1.1

[CONFIG]
ADRLINES=8
DATILINES=8
DATOLINES=8

[ADDRESS]
RAMBASE=0

[GENERIC]
debug=debug
width=8
depth=8

[INTERFACE]
ACK_O=ACKi

[EXTERNAL]


[SIGNALS]
ACKi=std_logic

[REQUIREMENTS]
