
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:7
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:13
msgid "Introduction"
msgstr "介绍"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:10
msgid ""
"This page document the SoC implemented with the first RISC-V cpu iteration "
"done in SpinalHDL. The second iteration of this SoC (and CPU) is available "
"`there <https://github.com/SpinalHDL/VexRiscv>`__ and offer better "
"perforance/area/features."
msgstr ""
"本页记录了使用 SpinalHDL 完成的第一次 RISC-V cpu 迭代实现的 SoC。该 SoC（和 "
"CPU）的第二次迭代已在“<https://github.com/SpinalHDL/VexRiscv>”可用，并提供更好的性能/面积/功能。"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:15
msgid ""
"Pinsec is the name of a little FPGA SoC fully written in SpinalHDL. Goals of"
" this project are multiple :"
msgstr "Pinsec 是完全用 SpinalHDL 编写的小型 FPGA SoC 的名称。该项目的目标有多个："
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:18
msgid ""
"Prove that SpinalHDL is a viable HDL alternative in non-trivial projects."
msgstr "证明 SpinalHDL 是重要项目中可行的 HDL 替代方案。"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:19
msgid ""
"Show advantage of SpinalHDL meta-hardware description capabilities in a "
"concrete project."
msgstr "在具体项目中展示 SpinalHDL 元硬件描述功能的优势。"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:20
msgid "Provide a fully open source SoC."
msgstr "提供完全开源的SoC。"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:23
msgid "Pinsec has followings hardware features:"
msgstr "Pinsec具有以下硬件特性："
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:26
msgid "AXI4 interconnect for high speed busses"
msgstr "用于高速总线的 AXI4 互连"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:27
msgid "APB3 interconnect for peripherals"
msgstr "用于外设的 APB3 互连"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:28
msgid ""
"RISCV CPU with instruction cache, MUL/DIV extension and interrupt controller"
msgstr "具有指令缓存、MUL/DIV 扩展和中断控制器的 RISCV CPU"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:29
msgid "JTAG bridge to load binaries and debug the CPU"
msgstr "用于加载二进制文件和调试 CPU 的 JTAG 桥"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:30
msgid "SDRAM SDR controller"
msgstr "SDRAM SDR 控制器"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:31
msgid "On chip ram"
msgstr "片上内存"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:32
msgid "One UART controller"
msgstr "1个UART控制器"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:33
msgid "One VGA controller"
msgstr "1个VGA控制器"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:34
msgid "Some timer module"
msgstr "一些定时器模块"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:35
msgid "Some GPIO"
msgstr "一些GPIO"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:37
msgid ""
"The toplevel code explanation could be find :ref:`there "
"<pinsec_hardware_toplevel>`"
msgstr "顶级代码解释可以在 <pinsec_hardware_toplevel> 找到：ref:`"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:40
msgid "Board support"
msgstr "董事会支持"
#: ../../source/SpinalHDL/Legacy/pinsec/introduction.rst:42
msgid ""
"A DE1-SOC FPGA project can be find `there "
"<https://drive.google.com/drive/folders/0B-CqLXDTaMbKOGhIU0JGdHVVSk0?usp=sharing>`__"
" with some demo binaries."
msgstr ""
"DE1-SOC FPGA "
"项目可以在“<https://drive.google.com/drive/folders/0B-CqLXDTaMbKOGhIU0JGdHVVSk0?usp=sharing>”处找到，其中包含一些演示二进制文件。"
