Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/Desktop/Lab9-12/program/new/OExp12new/mcpu_test_isim_beh.exe -prj Y:/Desktop/Lab9-12/program/new/OExp12new/mcpu_test_beh.prj work.mcpu_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/xor32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/srl32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/sll32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/SignalExt_32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/or_bit_32 .v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/or32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/nor32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/M_decoder.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/MUX16T1_32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/and32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/addc_32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/zeroExt_16T32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/signExt_16T32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/Regs.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/M_controller.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/MUX8T1_32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/MUX4T1_5.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/MUX4T1_32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/MUX2T1_32.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/ALU_v1.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/MCPU_v1.v" into library work
Analyzing Verilog file "Y:/Desktop/Lab9-12/program/new/OExp12new/mcpu_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "Y:/Desktop/Lab9-12/program/new/OExp12new/MCPU_v1.v" Line 115: Size mismatch in connection of port <I2>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Y:/Desktop/Lab9-12/program/new/OExp12new/MCPU_v1.v" Line 124: Size mismatch in connection of port <reg_Wt_addr>. Formal port size is 5-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module MUX4T1_32
Compiling module MUX2T1_32
Compiling module MUX4T1_5
Compiling module Regs
Compiling module MUX8T1_32
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module sll32
Compiling module SignalExt_32
Compiling module ADC32
Compiling module or_bit_32
Compiling module MUX16T1_32
Compiling module ALU_v1
Compiling module signExt_16T32
Compiling module zeroExt_16T32
Compiling module M_decoder
Compiling module M_controller
Compiling module MCPU_v1
Compiling module mcpu_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable Y:/Desktop/Lab9-12/program/new/OExp12new/mcpu_test_isim_beh.exe
Fuse Memory Usage: 30596 KB
Fuse CPU Usage: 967 ms
