<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Fri Mar 16 10:00:21 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">MATRIX_MULTIPLICATION_16_PIPELINE_1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35tcpg236-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.02, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">82, 82, 83, 83, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">81, 81, 9, -, -, 9, no</column>
<column name=" + Product">6, 6, 3, 2, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 110, 91</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 55, -</column>
<specialColumn name="Available">100, 90, 41600, 20800</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="matrixmul_mac_mulbkb_U1">matrixmul_mac_mulbkb, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_149_p2">+, 0, 11, 8, 2, 1</column>
<column name="indvar_flatten_next_fu_143_p2">+, 0, 17, 9, 4, 1</column>
<column name="j_1_fu_274_p2">+, 0, 11, 8, 2, 1</column>
<column name="k_1_fu_220_p2">+, 0, 11, 8, 2, 1</column>
<column name="tmp_11_fu_258_p2">+, 0, 0, 8, 5, 5</column>
<column name="tmp_2_fu_230_p2">+, 0, 20, 10, 5, 5</column>
<column name="tmp_s_fu_203_p2">+, 0, 20, 10, 5, 5</column>
<column name="tmp_10_fu_252_p2">-, 0, 0, 8, 5, 5</column>
<column name="tmp_1_fu_193_p2">-, 0, 20, 10, 5, 5</column>
<column name="exitcond1_fu_155_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_flatten_fu_137_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_fu_214_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="j_mid2_fu_161_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_mid2_v_fu_169_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_reg_104">9, 2, 2, 4</column>
<column name="indvar_flatten_reg_93">9, 2, 4, 8</column>
<column name="j_reg_115">9, 2, 2, 4</column>
<column name="k_phi_fu_130_p4">9, 2, 2, 4</column>
<column name="k_reg_126">9, 2, 2, 4</column>
<column name="res_address0">15, 3, 4, 12</column>
<column name="res_d0">15, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_341">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="b_load_reg_346">8, 0, 8, 0</column>
<column name="exitcond_reg_322">1, 0, 1, 0</column>
<column name="i_reg_104">2, 0, 2, 0</column>
<column name="indvar_flatten_next_reg_292">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_93">4, 0, 4, 0</column>
<column name="j_mid2_reg_297">2, 0, 2, 0</column>
<column name="j_reg_115">2, 0, 2, 0</column>
<column name="k_1_reg_326">2, 0, 2, 0</column>
<column name="k_reg_126">2, 0, 2, 0</column>
<column name="res_addr_reg_317">4, 0, 4, 0</column>
<column name="tmp_1_reg_307">5, 0, 5, 0</column>
<column name="tmp_2_cast_reg_312">2, 0, 5, 3</column>
<column name="tmp_mid2_v_reg_302">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
<column name="res_q0">in, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
