<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-i</Part>
        <TopModelName>mlp_sigmoid</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.708</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>65887</Best-caseLatency>
            <Average-caseLatency>65887</Average-caseLatency>
            <Worst-caseLatency>65887</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.659 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.659 ms</Worst-caseRealTimeLatency>
            <Interval-min>65888</Interval-min>
            <Interval-max>65888</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <TripCount>257</TripCount>
                <Latency>257</Latency>
                <AbsoluteTimeLatency>2570</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </Loop1>
            <Loop2>
                <TripCount>129</TripCount>
                <Latency>129</Latency>
                <AbsoluteTimeLatency>1290</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </Loop2>
            <Loop3>
                <TripCount>10</TripCount>
                <Latency>10</Latency>
                <AbsoluteTimeLatency>100</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </Loop3>
            <Loop4>
                <TripCount>73</TripCount>
                <Latency>73</Latency>
                <AbsoluteTimeLatency>730</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </Loop4>
            <VITIS_LOOP_500_1>
                <TripCount>72</TripCount>
                <Latency>72</Latency>
                <AbsoluteTimeLatency>720</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_500_1>
            <VITIS_LOOP_519_2>
                <TripCount>256</TripCount>
                <Latency>26880</Latency>
                <AbsoluteTimeLatency>268800</AbsoluteTimeLatency>
                <IterationLatency>105</IterationLatency>
                <VITIS_LOOP_523_3>
                    <TripCount>73</TripCount>
                    <Latency>79</Latency>
                    <AbsoluteTimeLatency>790</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </VITIS_LOOP_523_3>
            </VITIS_LOOP_519_2>
            <VITIS_LOOP_536_4>
                <TripCount>128</TripCount>
                <Latency>36992</Latency>
                <AbsoluteTimeLatency>369920</AbsoluteTimeLatency>
                <IterationLatency>289</IterationLatency>
                <VITIS_LOOP_541_5>
                    <TripCount>257</TripCount>
                    <Latency>263</Latency>
                    <AbsoluteTimeLatency>2630</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </VITIS_LOOP_541_5>
            </VITIS_LOOP_536_4>
            <VITIS_LOOP_553_6>
                <TripCount>9</TripCount>
                <Latency>1449</Latency>
                <AbsoluteTimeLatency>14490</AbsoluteTimeLatency>
                <IterationLatency>161</IterationLatency>
                <VITIS_LOOP_557_7>
                    <TripCount>129</TripCount>
                    <Latency>135</Latency>
                    <AbsoluteTimeLatency>1350</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </VITIS_LOOP_557_7>
            </VITIS_LOOP_553_6>
            <VITIS_LOOP_565_8>
                <TripCount>9</TripCount>
                <Latency>10</Latency>
                <AbsoluteTimeLatency>100</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_565_8>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>105</BRAM_18K>
            <DSP>12</DSP>
            <FF>2041</FF>
            <LUT>5330</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mlp_sigmoid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mlp_sigmoid</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>S_AXIS_TDATA</name>
            <Object>S_AXIS_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>S_AXIS_TVALID</name>
            <Object>S_AXIS_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>S_AXIS_TREADY</name>
            <Object>S_AXIS_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>S_AXIS_TLAST</name>
            <Object>S_AXIS_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>S_AXIS_TKEEP</name>
            <Object>S_AXIS_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>S_AXIS_TSTRB</name>
            <Object>S_AXIS_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_AXIS_TDATA</name>
            <Object>M_AXIS_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_AXIS_TVALID</name>
            <Object>M_AXIS_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_AXIS_TREADY</name>
            <Object>M_AXIS_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_AXIS_TLAST</name>
            <Object>M_AXIS_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_AXIS_TKEEP</name>
            <Object>M_AXIS_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_AXIS_TSTRB</name>
            <Object>M_AXIS_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>mlp_sigmoid</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mlp_sigmoid</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65887</Best-caseLatency>
                    <Average-caseLatency>65887</Average-caseLatency>
                    <Worst-caseLatency>65887</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.659 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.659 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65888</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>257</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>129</TripCount>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>1.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </Loop3>
                    <Loop4>
                        <Name>Loop 4</Name>
                        <TripCount>73</TripCount>
                        <Latency>73</Latency>
                        <AbsoluteTimeLatency>0.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </Loop4>
                    <VITIS_LOOP_500_1>
                        <Name>VITIS_LOOP_500_1</Name>
                        <TripCount>72</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_500_1>
                    <VITIS_LOOP_519_2>
                        <Name>VITIS_LOOP_519_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>26880</Latency>
                        <AbsoluteTimeLatency>0.269 ms</AbsoluteTimeLatency>
                        <IterationLatency>105</IterationLatency>
                        <PipelineDepth>105</PipelineDepth>
                        <VITIS_LOOP_523_3>
                            <Name>VITIS_LOOP_523_3</Name>
                            <TripCount>73</TripCount>
                            <Latency>79</Latency>
                            <AbsoluteTimeLatency>0.790 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </VITIS_LOOP_523_3>
                    </VITIS_LOOP_519_2>
                    <VITIS_LOOP_536_4>
                        <Name>VITIS_LOOP_536_4</Name>
                        <TripCount>128</TripCount>
                        <Latency>36992</Latency>
                        <AbsoluteTimeLatency>0.370 ms</AbsoluteTimeLatency>
                        <IterationLatency>289</IterationLatency>
                        <PipelineDepth>289</PipelineDepth>
                        <VITIS_LOOP_541_5>
                            <Name>VITIS_LOOP_541_5</Name>
                            <TripCount>257</TripCount>
                            <Latency>263</Latency>
                            <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </VITIS_LOOP_541_5>
                    </VITIS_LOOP_536_4>
                    <VITIS_LOOP_553_6>
                        <Name>VITIS_LOOP_553_6</Name>
                        <TripCount>9</TripCount>
                        <Latency>1449</Latency>
                        <AbsoluteTimeLatency>14.490 us</AbsoluteTimeLatency>
                        <IterationLatency>161</IterationLatency>
                        <PipelineDepth>161</PipelineDepth>
                        <VITIS_LOOP_557_7>
                            <Name>VITIS_LOOP_557_7</Name>
                            <TripCount>129</TripCount>
                            <Latency>135</Latency>
                            <AbsoluteTimeLatency>1.350 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </VITIS_LOOP_557_7>
                    </VITIS_LOOP_553_6>
                    <VITIS_LOOP_565_8>
                        <Name>VITIS_LOOP_565_8</Name>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_565_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>105</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>24</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2041</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5330</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>mlp_sigmoid</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>mlp_sigmoid</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>S_AXIS_TDATA</name>
                    <Object>S_AXIS_V_data_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>S_AXIS_TVALID</name>
                    <Object>S_AXIS_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>S_AXIS_TREADY</name>
                    <Object>S_AXIS_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>S_AXIS_TLAST</name>
                    <Object>S_AXIS_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>S_AXIS_TKEEP</name>
                    <Object>S_AXIS_V_keep_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>S_AXIS_TSTRB</name>
                    <Object>S_AXIS_V_strb_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>M_AXIS_TDATA</name>
                    <Object>M_AXIS_V_data_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>M_AXIS_TVALID</name>
                    <Object>M_AXIS_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>M_AXIS_TREADY</name>
                    <Object>M_AXIS_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>M_AXIS_TLAST</name>
                    <Object>M_AXIS_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>M_AXIS_TKEEP</name>
                    <Object>M_AXIS_V_keep_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>M_AXIS_TSTRB</name>
                    <Object>M_AXIS_V_strb_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="S_AXIS" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="S_AXIS" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="M_AXIS" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="M_AXIS" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">S_AXIS:M_AXIS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="M_AXIS" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="M_AXIS_">
            <ports>
                <port>M_AXIS_TDATA</port>
                <port>M_AXIS_TKEEP</port>
                <port>M_AXIS_TLAST</port>
                <port>M_AXIS_TREADY</port>
                <port>M_AXIS_TSTRB</port>
                <port>M_AXIS_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="M_AXIS"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="S_AXIS" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="S_AXIS_">
            <ports>
                <port>S_AXIS_TDATA</port>
                <port>S_AXIS_TKEEP</port>
                <port>S_AXIS_TLAST</port>
                <port>S_AXIS_TREADY</port>
                <port>S_AXIS_TSTRB</port>
                <port>S_AXIS_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="S_AXIS"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="8">Interface, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="M_AXIS">both, 32, 4, 1, 1, 4, 1</column>
                    <column name="S_AXIS">both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="S_AXIS">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="M_AXIS">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="S_AXIS">S_AXIS, interface</column>
                    <column name="M_AXIS">M_AXIS, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

