0.7
2020.2
Nov 18 2020
09:20:35
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/AESL_axi_master_gmem.v,1643116904,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/AESL_axi_slave_control.v,1643116904,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/csv_file_dump.sv,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dataflow_monitor.sv,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_manager.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/csv_file_dump.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_monitor.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_monitor.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_interface.sv,1643116904,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_monitor.sv,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_agent.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_interface.sv,1643116904,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_monitor.sv,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_agent.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv,1643116904,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example.autotb.v,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/fifo_para.vh,apatb_example_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example.v,1643116899,systemVerilog,,,,example,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example_buff.v,1643116900,systemVerilog,,,,example_buff;example_buff_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example_control_s_axi.v,1643116900,systemVerilog,,,,example_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/example_gmem_m_axi.v,1643116900,systemVerilog,,,,example_gmem_m_axi;example_gmem_m_axi_buffer;example_gmem_m_axi_decoder;example_gmem_m_axi_fifo;example_gmem_m_axi_read;example_gmem_m_axi_reg_slice;example_gmem_m_axi_throttle;example_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/fifo_para.vh,1643116904,verilog,,,,,,,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_interface.sv,1643116904,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_monitor.sv,1643116904,systemVerilog,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_interface.sv,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_agent.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv;/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_agent.sv,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_manager.sv,1643116904,systemVerilog,,,/home/anubhav/workspace/hls_example/proj_axi_master/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
