$date
	Sun Oct 23 01:59:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#463384
b11 !
1"
#463386
b11 &
b11 %
1$
#463387
0"
#463390
b1010 &
b1010 %
#463394
b101 &
b101 %
#463398
b10000 &
b10000 %
#463402
b1000 &
b1000 %
#463406
b100 &
b100 %
#463410
b10 &
b10 %
#463414
b1 &
1#
b1 %
#463418
b0 &
b0 %
0#
0$
#1433506
b11000 &
b11000 %
1$
b11000 !
1"
#1433507
0"
#1433510
b1100 &
b1100 %
#1433514
b110 &
b110 %
#1433518
b11 &
b11 %
#1433522
b1010 &
b1010 %
#1433526
b101 &
b101 %
#1433530
b10000 &
b10000 %
#1433534
b1000 &
b1000 %
#1433538
b100 &
b100 %
#1433542
b10 &
b10 %
#1433546
b1 &
b1 %
1#
#1433550
b0 &
0#
b0 %
0$
#2484331
b1101 !
1"
#2484334
b1101 &
b1101 %
1$
#2484335
0"
#2484338
b101000 &
b101000 %
#2484342
b10100 &
b10100 %
#2484346
b1010 &
b1010 %
#2484350
b101 &
b101 %
#2484354
b10000 &
b10000 %
#2484358
b1000 &
b1000 %
#2484362
b100 &
b100 %
#2484366
b10 &
b10 %
#2484370
b1 &
b1 %
1#
#2484374
b0 &
0#
b0 %
0$
#4500012
