/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_dsync(clk, in, out);
  wire _0_;
  wire _1_;
  wire _2_;
  input clk;
  wire clk;
  input in;
  wire in;
  output out;
  wire out;
  wire \shiftreg[0] ;
  INVx2_ASAP7_75t_SL _3_ (
    .A(clk),
    .Y(_2_)
  );
  INVx2_ASAP7_75t_SL _4_ (
    .A(_0_),
    .Y(out)
  );
  INVx2_ASAP7_75t_SL _5_ (
    .A(_1_),
    .Y(\shiftreg[0] )
  );
  DFFLQNx2_ASAP7_75t_SL \out_$_DFF_P__Q  (
    .CLK(_2_),
    .D(\shiftreg[0] ),
    .QN(_0_)
  );
  DFFLQNx2_ASAP7_75t_SL \shiftreg_$_DFF_P__Q  (
    .CLK(_2_),
    .D(in),
    .QN(_1_)
  );
endmodule
