INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nithy/Desktop/21IN/fifo/fifo.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
