Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  5 09:37:46 2019
| Host         : DESKTOP-JHRPMB6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            1 |
|      3 |            6 |
|      4 |            2 |
|      5 |            1 |
|      8 |            3 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |             155 |           40 |
| Yes          | No                    | No                     |              23 |            8 |
| Yes          | No                    | Yes                    |              34 |           12 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------+---------------------------------------------+------------------+----------------+
|                   Clock Signal                   |              Enable Signal              |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                   | FSM_inst/o_cola_reg_1                   | FSM_inst/o_done                             |                1 |              1 |
|  clk_IBUF_BUFG                                   | FSM_inst/o_juice_reg_2                  | FSM_inst/o_done                             |                1 |              1 |
|  segment_clk_divider_inst/segment_clk            | segment_driver_inst/FSM_inst/p_0_in     | segment_driver_inst/o_anodes[7]_i_1_n_0     |                1 |              1 |
|  segment_clk_divider_inst/segment_clk            | segment_driver_inst/FSM_inst/p_0_in     | segment_driver_inst/o_anodes[6]_i_1_n_0     |                1 |              1 |
|  segment_clk_divider_inst/segment_clk            | segment_driver_inst/FSM_inst/p_0_in     | segment_driver_inst/o_anodes[3]_i_1_n_0     |                1 |              2 |
|  clk_IBUF_BUFG                                   |                                         | reset_IBUF                                  |                1 |              3 |
|  button1_debounce_inst/button_clk_inst/tmp       |                                         |                                             |                1 |              3 |
|  button2_debounce_inst/button_clk_inst/tmp_reg_0 |                                         |                                             |                1 |              3 |
|  button3_debounce_inst/button_clk_inst/tmp_reg_0 |                                         |                                             |                1 |              3 |
|  button4_debounce_inst/button_clk_inst/tmp_reg_0 |                                         |                                             |                1 |              3 |
|  segment_clk_divider_inst/segment_clk            |                                         | reset_IBUF                                  |                1 |              3 |
|  clk_IBUF_BUFG                                   |                                         | FSM_inst/o_done                             |                1 |              4 |
|  segment_clk_divider_inst/segment_clk            | segment_driver_inst/FSM_inst/p_0_in     | segment_driver_inst/o_anodes[5]_i_1_n_0     |                2 |              4 |
|  segment_clk_divider_inst/segment_clk            | segment_driver_inst/FSM_inst/p_0_in     |                                             |                3 |              5 |
|  clk_IBUF_BUFG                                   | FSM_inst/o_done_reg_0[0]                |                                             |                2 |              8 |
|  clk_IBUF_BUFG                                   | FSM_inst/o_juice_reg_0[0]               | FSM_inst/o_done                             |                3 |              8 |
| ~clk_IBUF_BUFG                                   | button1_debounce_inst/edge_detect/E[0]  | FSM_inst/o_done                             |                2 |              8 |
|  clk_IBUF_BUFG                                   | counter_inst/sum_of_coins_inserted_bcd0 |                                             |                3 |             10 |
|  clk_IBUF_BUFG                                   | FSM_inst/E[0]                           | FSM_inst/o_done                             |                5 |             16 |
|  clk_IBUF_BUFG                                   |                                         |                                             |                9 |             18 |
|  clk_IBUF_BUFG                                   |                                         | button1_debounce_inst/button_clk_inst/tmp_1 |                8 |             31 |
|  clk_IBUF_BUFG                                   |                                         | button2_debounce_inst/button_clk_inst/tmp   |                8 |             31 |
|  clk_IBUF_BUFG                                   |                                         | button3_debounce_inst/button_clk_inst/tmp   |                8 |             31 |
|  clk_IBUF_BUFG                                   |                                         | button4_debounce_inst/button_clk_inst/tmp   |                8 |             31 |
|  clk_IBUF_BUFG                                   |                                         | segment_clk_divider_inst/tmp                |                8 |             31 |
+--------------------------------------------------+-----------------------------------------+---------------------------------------------+------------------+----------------+


