Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  9 14:39:05 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/ack_in_1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/flag_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/nexts_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 108 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.714        0.000                      0                 1154        0.122        0.000                      0                 1154        4.020        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.714        0.000                      0                 1154        0.122        0.000                      0                 1154        4.020        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 2.707ns (34.416%)  route 5.159ns (65.584%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.592    10.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.525    12.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.610    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 2.707ns (34.416%)  route 5.159ns (65.584%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.592    10.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.525    12.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.610    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.707ns (34.682%)  route 5.098ns (65.318%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.531    10.836    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.524    12.703    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.707ns (34.682%)  route 5.098ns (65.318%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.531    10.836    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.524    12.703    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.707ns (34.682%)  route 5.098ns (65.318%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.531    10.836    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.524    12.703    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.707ns (34.682%)  route 5.098ns (65.318%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.531    10.836    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.524    12.703    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 2.707ns (35.264%)  route 4.969ns (64.736%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.402    10.707    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X31Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.525    12.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.574    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 2.707ns (35.264%)  route 4.969ns (64.736%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.517     9.382    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.328     9.710 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_4/O
                         net (fo=5, routed)           0.470    10.181    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.305 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1/O
                         net (fo=8, routed)           0.402    10.707    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0
    SLICE_X31Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.525    12.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.574    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.831ns (36.486%)  route 4.928ns (63.514%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.338     9.203    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.328     9.531 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4/O
                         net (fo=1, routed)           0.492    10.022    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    10.146 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_3/O
                         net (fo=3, routed)           0.519    10.666    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.790 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.790    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[1]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.525    12.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    12.810    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 2.831ns (36.491%)  route 4.927ns (63.509%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           1.033     5.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[12]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.124     5.635 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.821     6.456    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=9, routed)           0.451     7.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y96         LUT5 (Prop_lut5_I1_O)        0.118     7.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.460     7.609    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.326     7.935 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.814     8.749    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.116     8.865 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.338     9.203    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.328     9.531 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4/O
                         net (fo=1, routed)           0.492    10.022    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    10.146 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_3/O
                         net (fo=3, routed)           0.518    10.665    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.789    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         1.525    12.704    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.032    12.811    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  2.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.658     0.994    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.930     1.296    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.994    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.075     1.069    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.557     0.893    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/Q
                         net (fo=3, routed)           0.076     1.110    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/cnt_is_zero
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.155 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.empty_r_i_1/O
                         net (fo=1, routed)           0.000     1.155    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_1
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.824     1.190    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.558     0.894    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[6]/Q
                         net (fo=3, routed)           0.077     1.112    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bresp[1]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.157 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.157    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.825     1.191    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.658     0.994    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.202    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X31Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.930     1.296    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.302     0.994    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.078     1.072    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.658     0.994    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.200    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.930     1.296    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.994    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.075     1.069    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.557     0.893    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.088     1.122    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/empty_r
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.167 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.full_r_i_1/O
                         net (fo=1, routed)           0.000     1.167    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_0
    SLICE_X34Y90         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.824     1.190    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/gen_delay.delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.556     0.892    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/s_sc_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg/Q
                         net (fo=3, routed)           0.079     1.112    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0[0]
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/gen_delay.delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.824     1.190    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/s_sc_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/gen_delay.delay_reg[1]/C
                         clock pessimism             -0.298     0.892    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.075     0.967    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/gen_delay.delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.658     0.994    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.065     1.200    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr
    SLICE_X29Y103        LUT3 (Prop_lut3_I0_O)        0.045     1.245 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.245    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X29Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.930     1.296    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.289     1.007    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.091     1.098    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.558     0.894    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]/Q
                         net (fo=2, routed)           0.098     1.133    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bresp[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.178 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.178    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[0]_i_1_n_0
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.825     1.191    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[0]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.120     1.027    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.557     0.893    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.112    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X36Y99         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=576, routed)         0.825     1.191    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.893    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.060     0.953    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y97    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y98    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X36Y97    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y97    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y97    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y97    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y99    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



