BlockName, Block Offset (Doubles), Block Direction (Read or Write), Channel Relative Offset (Doubles), Channel Name, Channel Unit, Channel Default Value (for Write Channels Only)
DMA Block 0,0,Write,0,A_W_Data Channel 0,v,11
DMA Block 0,0,Write,1,A_W_Data Channel 1,v,12
DMA Block 0,0,Write,2,A_W_Data Channel 2,v,13
DMA Block 0,0,Write,3,A_W_Data Channel 3,v,14
DMA Block 0,0,Write,4,A_W_Data Channel 4,v,15
DMA Block 0,0,Write,5,A_W_Data Channel 5,v,16
DMA Block 0,0,Write,6,A_W_Data Channel 6,v,17
DMA Block 0,0,Write,7,A_W_Data Channel 7,v,18
DMA Block 0,0,Write,8,A_W_Data Channel 8,v,19
DMA Block 0,0,Write,9,A_W_Data Channel 9,v,20
DMA Block 0,0,Write,10,A_W_Data Channel 10,v,21
DMA Block 0,0,Write,11,A_W_Data Channel 11,v,22
DMA Block 0,0,Write,12,A_W_Data Channel 12,v,23
DMA Block 0,0,Write,13,A_W_Data Channel 13,v,24
DMA Block 0,0,Write,14,A_W_Data Channel 14,v,25
DMA Block 0,0,Write,15,A_W_Data Channel 15,v,26
DMA Block 0,0,Write,16,A_W_Data Channel 16,v,27
DMA Block 0,0,Write,17,A_W_Data Channel 17,v,28
DMA Block 0,0,Write,18,A_W_Data Channel 18,v,29
DMA Block 0,0,Write,19,A_W_Data Channel 19,v,30
DMA Block 0,0,Write,20,A_W_Data Channel 20,v,31
DMA Block 0,0,Write,21,A_W_Data Channel 21,v,32
DMA Block 0,0,Write,22,A_W_Data Channel 22,v,33
DMA Block 0,0,Write,23,A_W_Data Channel 23,v,34
DMA Block 0,0,Write,24,A_W_Data Channel 24,v,35
DMA Block 0,0,Write,25,A_W_Data Channel 25,v,36
DMA Block 0,0,Write,26,A_W_Data Channel 26,v,37
DMA Block 0,0,Write,27,A_W_Data Channel 27,v,38
DMA Block 0,0,Write,28,A_W_Data Channel 28,v,39
DMA Block 0,0,Write,29,A_W_Data Channel 29,v,40
DMA Block 0,0,Write,30,A_W_Data Channel 30,v,41
DMA Block 0,0,Write,31,A_W_Data Channel 31,v,42
DMA Block 0,0,Write,32,A_W_Data Channel 32,v,43
DMA Block 0,0,Write,33,A_W_Data Channel 33,v,44
DMA Block 0,0,Write,34,A_W_Data Channel 34,v,45
DMA Block 0,0,Write,35,A_W_Data Channel 35,v,46
DMA Block 0,0,Write,36,A_W_Data Channel 36,v,47
DMA Block 0,0,Write,37,A_W_Data Channel 37,v,48
DMA Block 0,0,Write,38,A_W_Data Channel 38,v,49
DMA Block 0,0,Write,39,A_W_Data Channel 39,v,50
DMA Block 0,0,Write,40,A_W_Data Channel 40,v,51
DMA Block 0,0,Write,41,A_W_Data Channel 41,v,52
DMA Block 0,0,Write,42,A_W_Data Channel 42,v,53
DMA Block 0,0,Write,43,A_W_Data Channel 43,v,54
DMA Block 0,0,Write,44,A_W_Data Channel 44,v,55
DMA Block 0,0,Write,45,A_W_Data Channel 45,v,56
DMA Block 0,0,Write,46,A_W_Data Channel 46,v,57
DMA Block 0,0,Write,47,A_W_Data Channel 47,v,58
DMA Block 0,0,Write,48,A_W_Data Channel 48,v,59
DMA Block 0,0,Write,49,A_W_Data Channel 49,v,60
DMA Block 0,0,Write,50,A_W_Data Channel 50,v,61
DMA Block 0,0,Write,51,A_W_Data Channel 51,v,62
DMA Block 0,0,Write,52,A_W_Data Channel 52,v,63
DMA Block 0,0,Write,53,A_W_Data Channel 53,v,64
DMA Block 0,0,Write,54,A_W_Data Channel 54,v,65
DMA Block 0,0,Write,55,A_W_Data Channel 55,v,66
DMA Block 0,0,Write,56,A_W_Data Channel 56,v,67
DMA Block 0,0,Write,57,A_W_Data Channel 57,v,68
DMA Block 0,0,Write,58,A_W_Data Channel 58,v,69
DMA Block 0,0,Write,59,A_W_Data Channel 59,v,70
DMA Block 0,0,Write,60,A_W_Data Channel 60,v,71
DMA Block 0,0,Write,61,A_W_Data Channel 61,v,72
DMA Block 0,0,Write,62,A_W_Data Channel 62,v,73
DMA Block 0,0,Write,63,A_W_Data Channel 63,v,74
DMA Block 0,0,Write,64,A_W_Data Channel 64,v,75
DMA Block 0,0,Write,65,A_W_Data Channel 65,v,76
DMA Block 0,0,Write,66,A_W_Data Channel 66,v,77
DMA Block 0,0,Write,67,A_W_Data Channel 67,v,78
DMA Block 0,0,Write,68,A_W_Data Channel 68,v,79
DMA Block 0,0,Write,69,A_W_Data Channel 69,v,80
DMA Block 0,0,Write,70,A_W_Data Channel 70,v,81
DMA Block 0,0,Write,71,A_W_Data Channel 71,v,82
DMA Block 0,0,Write,72,A_W_Data Channel 72,v,83
DMA Block 0,0,Write,73,A_W_Data Channel 73,v,84
DMA Block 0,0,Write,74,A_W_Data Channel 74,v,85
DMA Block 0,0,Write,75,A_W_Data Channel 75,v,86
DMA Block 0,0,Write,76,A_W_Data Channel 76,v,87
DMA Block 0,0,Write,77,A_W_Data Channel 77,v,88
DMA Block 0,0,Write,78,A_W_Data Channel 78,v,89
DMA Block 0,0,Write,79,A_W_Data Channel 79,v,90
DMA Block 0,0,Write,80,A_W_Data Channel 80,v,91
DMA Block 0,0,Write,81,A_W_Data Channel 81,v,92
DMA Block 0,0,Write,82,A_W_Data Channel 82,v,93
DMA Block 0,0,Write,83,A_W_Data Channel 83,v,94
DMA Block 0,0,Write,84,A_W_Data Channel 84,v,95
DMA Block 0,0,Write,85,A_W_Data Channel 85,v,96
DMA Block 0,0,Write,86,A_W_Data Channel 86,v,97
DMA Block 0,0,Write,87,A_W_Data Channel 87,v,98
DMA Block 0,0,Write,88,A_W_Data Channel 88,v,99
DMA Block 0,0,Write,89,A_W_Data Channel 89,v,100
DMA Block 0,0,Write,90,A_W_Data Channel 90,v,101
DMA Block 0,0,Write,91,A_W_Data Channel 91,v,102
DMA Block 0,0,Write,92,A_W_Data Channel 92,v,103
DMA Block 0,0,Write,93,A_W_Data Channel 93,v,104
DMA Block 0,0,Write,94,A_W_Data Channel 94,v,105
DMA Block 0,0,Write,95,A_W_Data Channel 95,v,106
DMA Block 0,0,Write,96,A_W_Data Channel 96,v,107
DMA Block 0,0,Write,97,A_W_Data Channel 97,v,108
DMA Block 0,0,Write,98,A_W_Data Channel 98,v,109
DMA Block 0,0,Write,99,A_W_Data Channel 99,v,110
DMA Block 1,100,Read,0,A_R_Data Channel 0,v,
DMA Block 1,100,Read,1,A_R_Data Channel 1,v,
DMA Block 1,100,Read,2,A_R_Data Channel 2,v,
DMA Block 1,100,Read,3,A_R_Data Channel 3,v,
DMA Block 1,100,Read,4,A_R_Data Channel 4,v,
DMA Block 1,100,Read,5,A_R_Data Channel 5,v,
DMA Block 1,100,Read,6,A_R_Data Channel 6,v,
DMA Block 1,100,Read,7,A_R_Data Channel 7,v,
DMA Block 1,100,Read,8,A_R_Data Channel 8,v,
DMA Block 1,100,Read,9,A_R_Data Channel 9,v,
DMA Block 1,100,Read,10,A_R_Data Channel 10,v,
DMA Block 1,100,Read,11,A_R_Data Channel 11,v,
DMA Block 1,100,Read,12,A_R_Data Channel 12,v,
DMA Block 1,100,Read,13,A_R_Data Channel 13,v,
DMA Block 1,100,Read,14,A_R_Data Channel 14,v,
DMA Block 1,100,Read,15,A_R_Data Channel 15,v,
DMA Block 1,100,Read,16,A_R_Data Channel 16,v,
DMA Block 1,100,Read,17,A_R_Data Channel 17,v,
DMA Block 1,100,Read,18,A_R_Data Channel 18,v,
DMA Block 1,100,Read,19,A_R_Data Channel 19,v,
DMA Block 1,100,Read,20,A_R_Data Channel 20,v,
DMA Block 1,100,Read,21,A_R_Data Channel 21,v,
DMA Block 1,100,Read,22,A_R_Data Channel 22,v,
DMA Block 1,100,Read,23,A_R_Data Channel 23,v,
DMA Block 1,100,Read,24,A_R_Data Channel 24,v,
DMA Block 1,100,Read,25,A_R_Data Channel 25,v,
DMA Block 1,100,Read,26,A_R_Data Channel 26,v,
DMA Block 1,100,Read,27,A_R_Data Channel 27,v,
DMA Block 1,100,Read,28,A_R_Data Channel 28,v,
DMA Block 1,100,Read,29,A_R_Data Channel 29,v,
DMA Block 1,100,Read,30,A_R_Data Channel 30,v,
DMA Block 1,100,Read,31,A_R_Data Channel 31,v,
DMA Block 1,100,Read,32,A_R_Data Channel 32,v,
DMA Block 1,100,Read,33,A_R_Data Channel 33,v,
DMA Block 1,100,Read,34,A_R_Data Channel 34,v,
DMA Block 1,100,Read,35,A_R_Data Channel 35,v,
DMA Block 1,100,Read,36,A_R_Data Channel 36,v,
DMA Block 1,100,Read,37,A_R_Data Channel 37,v,
DMA Block 1,100,Read,38,A_R_Data Channel 38,v,
DMA Block 1,100,Read,39,A_R_Data Channel 39,v,
DMA Block 1,100,Read,40,A_R_Data Channel 40,v,
DMA Block 1,100,Read,41,A_R_Data Channel 41,v,
DMA Block 1,100,Read,42,A_R_Data Channel 42,v,
DMA Block 1,100,Read,43,A_R_Data Channel 43,v,
DMA Block 1,100,Read,44,A_R_Data Channel 44,v,
DMA Block 1,100,Read,45,A_R_Data Channel 45,v,
DMA Block 1,100,Read,46,A_R_Data Channel 46,v,
DMA Block 1,100,Read,47,A_R_Data Channel 47,v,
DMA Block 1,100,Read,48,A_R_Data Channel 48,v,
DMA Block 1,100,Read,49,A_R_Data Channel 49,v,
DMA Block 1,100,Read,50,A_R_Data Channel 50,v,
DMA Block 1,100,Read,51,A_R_Data Channel 51,v,
DMA Block 1,100,Read,52,A_R_Data Channel 52,v,
DMA Block 1,100,Read,53,A_R_Data Channel 53,v,
DMA Block 1,100,Read,54,A_R_Data Channel 54,v,
DMA Block 1,100,Read,55,A_R_Data Channel 55,v,
DMA Block 1,100,Read,56,A_R_Data Channel 56,v,
DMA Block 1,100,Read,57,A_R_Data Channel 57,v,
DMA Block 1,100,Read,58,A_R_Data Channel 58,v,
DMA Block 1,100,Read,59,A_R_Data Channel 59,v,
DMA Block 1,100,Read,60,A_R_Data Channel 60,v,
DMA Block 1,100,Read,61,A_R_Data Channel 61,v,
DMA Block 1,100,Read,62,A_R_Data Channel 62,v,
DMA Block 1,100,Read,63,A_R_Data Channel 63,v,
DMA Block 1,100,Read,64,A_R_Data Channel 64,v,
DMA Block 1,100,Read,65,A_R_Data Channel 65,v,
DMA Block 1,100,Read,66,A_R_Data Channel 66,v,
DMA Block 1,100,Read,67,A_R_Data Channel 67,v,
DMA Block 1,100,Read,68,A_R_Data Channel 68,v,
DMA Block 1,100,Read,69,A_R_Data Channel 69,v,
DMA Block 1,100,Read,70,A_R_Data Channel 70,v,
DMA Block 1,100,Read,71,A_R_Data Channel 71,v,
DMA Block 1,100,Read,72,A_R_Data Channel 72,v,
DMA Block 1,100,Read,73,A_R_Data Channel 73,v,
DMA Block 1,100,Read,74,A_R_Data Channel 74,v,
DMA Block 1,100,Read,75,A_R_Data Channel 75,v,
DMA Block 1,100,Read,76,A_R_Data Channel 76,v,
DMA Block 1,100,Read,77,A_R_Data Channel 77,v,
DMA Block 1,100,Read,78,A_R_Data Channel 78,v,
DMA Block 1,100,Read,79,A_R_Data Channel 79,v,
DMA Block 1,100,Read,80,A_R_Data Channel 80,v,
DMA Block 1,100,Read,81,A_R_Data Channel 81,v,
DMA Block 1,100,Read,82,A_R_Data Channel 82,v,
DMA Block 1,100,Read,83,A_R_Data Channel 83,v,
DMA Block 1,100,Read,84,A_R_Data Channel 84,v,
DMA Block 1,100,Read,85,A_R_Data Channel 85,v,
DMA Block 1,100,Read,86,A_R_Data Channel 86,v,
DMA Block 1,100,Read,87,A_R_Data Channel 87,v,
DMA Block 1,100,Read,88,A_R_Data Channel 88,v,
DMA Block 1,100,Read,89,A_R_Data Channel 89,v,
DMA Block 1,100,Read,90,A_R_Data Channel 90,v,
DMA Block 1,100,Read,91,A_R_Data Channel 91,v,
DMA Block 1,100,Read,92,A_R_Data Channel 92,v,
DMA Block 1,100,Read,93,A_R_Data Channel 93,v,
DMA Block 1,100,Read,94,A_R_Data Channel 94,v,
DMA Block 1,100,Read,95,A_R_Data Channel 95,v,
DMA Block 1,100,Read,96,A_R_Data Channel 96,v,
DMA Block 1,100,Read,97,A_R_Data Channel 97,v,
DMA Block 1,100,Read,98,A_R_Data Channel 98,v,
DMA Block 1,100,Read,99,A_R_Data Channel 99,v,
