// Seed: 3413823026
module module_0 ();
  tri0 id_1 = -1;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  uwire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  initial begin : LABEL_0
    begin : LABEL_0
      if (-1) id_1 <= -1;
      else id_1 = 1;
    end
  end
  assign id_2 = id_4;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    output supply1 id_4
);
  module_0 modCall_1 ();
  assign id_4 = 1 && 1;
endmodule
