
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003554                       # Number of seconds simulated
sim_ticks                                  3553741000                       # Number of ticks simulated
final_tick                                 3553741000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160074                       # Simulator instruction rate (inst/s)
host_op_rate                                   321574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46292225                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449060                       # Number of bytes of host memory used
host_seconds                                    76.77                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1703680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1800192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       376704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          376704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          27157860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         479404661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             506562521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     27157860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27157860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106002098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106002098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106002098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27157860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        479404661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            612564619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000592606250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6883                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6883                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1671872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  128384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  379648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1800256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               440512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2006                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   928                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3553739000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28129                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6883                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    509.660865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.205266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.344900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          667     16.58%     16.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          668     16.61%     33.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          432     10.74%     43.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          390      9.70%     53.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          255      6.34%     59.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          198      4.92%     64.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          324      8.06%     72.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          219      5.45%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          869     21.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4022                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.746518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.712014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.577949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            130     36.21%     36.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           136     37.88%     74.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      4.18%     78.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           33      9.19%     87.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      1.39%     88.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      3.06%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.11%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.84%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.56%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      1.67%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            8      2.23%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.84%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.523677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              265     73.82%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.56%     74.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               90     25.07%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           359                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1578048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       379648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 26401473.827158477157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 444052619.479022264481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106830520.288338407874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6883                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56698500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    822823250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  85559424000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37573.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30909.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12430542.50                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    389715500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               879521750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  130615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14918.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33668.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       470.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    506.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22879                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     101500.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17307360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9172515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                93912420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               23818860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         273514800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            294369660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1209889980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        60280320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         24746700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2013886905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            566.694901                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2890077000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5353000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     115700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     80053000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    157037000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     542461500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2653136500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11516820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6090975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                92598660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7146180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         273514800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            247197600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7394880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1176668670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       127360800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         23137980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1972627365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            555.084730                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2992336750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6448500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     115700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     80299750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    331737750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     439255750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2580299250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  561099                       # Number of BP lookups
system.cpu.branchPred.condPredicted            561099                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17876                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               318217                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91496                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          318217                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             296913                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21304                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1807                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5198105                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498870                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           676                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1127202                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           375                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7107483                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1178917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12678436                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      561099                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388409                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5829349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36252                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1681                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           86                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1126938                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3438                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7028505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.628852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.739217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3276317     46.61%     46.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    42489      0.60%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   351884      5.01%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    91065      1.30%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   296312      4.22%     57.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    91966      1.31%     59.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    48802      0.69%     59.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    89295      1.27%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2740375     38.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7028505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.078945                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.783815                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1218232                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2125259                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3566348                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                100540                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18126                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25342036                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18126                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1265859                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  698209                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5591                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3607074                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1433646                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25283875                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3621                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 106797                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1122177                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 194888                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27942953                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53166607                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19203628                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24884760                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   678980                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    603129                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5160771                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503989                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            168257                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            63866                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25130081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 289                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24972070                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             49862                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          443922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       867887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            225                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7028505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.552970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.942134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2010806     28.61%     28.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              321376      4.57%     33.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              625177      8.89%     42.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              496018      7.06%     49.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              759039     10.80%     59.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              573072      8.15%     68.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              627285      8.92%     77.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              678796      9.66%     86.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              936936     13.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7028505                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27664      2.12%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 64436      4.94%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1039      0.08%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 35078      2.69%      9.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      9.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            573844     43.96%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           336067     25.75%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3815      0.29%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   878      0.07%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            262434     20.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               51      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14989      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7545979     30.22%     30.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40081      0.16%     30.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1885      0.01%     30.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283126     17.15%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  631      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81499      0.33%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1577      0.01%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960887     11.86%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                674      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310012      9.25%     69.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30030      0.12%     69.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      8.33%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               850049      3.40%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349290      1.40%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4270551     17.10%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150728      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24972070                       # Type of FU issued
system.cpu.iq.rate                           3.513490                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1305329                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.052272                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19418702                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6543047                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6154194                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38909134                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19031366                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690440                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6191213                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20071197                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           431183                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       167652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9415                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          6192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18126                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  489588                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                114713                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25130370                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               514                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5160771                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503989                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                167                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  15473                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 95898                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12695                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7024                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19719                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24914558                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5077512                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57512                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5576372                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   521603                       # Number of branches executed
system.cpu.iew.exec_stores                     498860                       # Number of stores executed
system.cpu.iew.exec_rate                     3.505398                       # Inst execution rate
system.cpu.iew.wb_sent                       24849372                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24844634                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14571747                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22727941                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.495560                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.641138                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          444460                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18030                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6964762                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.544478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.308807                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2434163     34.95%     34.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       538604      7.73%     42.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       289754      4.16%     46.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       303246      4.35%     51.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       549579      7.89%     59.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       398857      5.73%     64.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       401022      5.76%     70.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       336432      4.83%     75.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1713105     24.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6964762                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1713105                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30382564                       # The number of ROB reads
system.cpu.rob.rob_writes                    50326035                       # The number of ROB writes
system.cpu.timesIdled                             803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           78978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.578386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.578386                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.728950                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.728950                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18691013                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5318355                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713287                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18540135                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2161788                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3591165                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6604898                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.004757                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3940553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25596                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.951907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.004757                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10516382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10516382                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4680742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4680742                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492080                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5172822                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5172822                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5172822                       # number of overall hits
system.cpu.dcache.overall_hits::total         5172822                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69561                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2498                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        72059                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72059                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72059                       # number of overall misses
system.cpu.dcache.overall_misses::total         72059                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4243889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4243889000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    161671998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161671998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4405560998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4405560998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4405560998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4405560998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4750303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4750303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5244881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5244881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5244881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5244881                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014643                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005051                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013739                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013739                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61009.603082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61009.603082                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64720.575661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64720.575661                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61138.247797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61138.247797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61138.247797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61138.247797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        64916                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.024038                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    36.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5886                       # number of writebacks
system.cpu.dcache.writebacks::total              5886                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45415                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45415                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        45439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45439                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24146                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2474                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        26620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26620                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1487917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1487917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    157972998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    157972998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1645889998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1645889998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1645889998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1645889998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005075                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005075                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005075                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61621.676468                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61621.676468                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63853.273242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63853.273242                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61829.075808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61829.075808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61829.075808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61829.075808                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25596                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.075779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205176                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            205.793380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.075779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2255383                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2255383                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1124837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1124837                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1124837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1124837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1124837                       # number of overall hits
system.cpu.icache.overall_hits::total         1124837                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2100                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2100                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2100                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2100                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2100                       # number of overall misses
system.cpu.icache.overall_misses::total          2100                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135783499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135783499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135783499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135783499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135783499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135783499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1126937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1126937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1126937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1126937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1126937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1126937                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001863                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001863                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001863                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001863                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001863                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64658.809048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64658.809048                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64658.809048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64658.809048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64658.809048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64658.809048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.520000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          997                       # number of writebacks
system.cpu.icache.writebacks::total               997                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1510                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1510                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105107999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105107999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105107999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105107999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105107999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105107999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001340                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001340                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001340                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001340                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69607.946358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69607.946358                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69607.946358                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69607.946358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69607.946358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69607.946358                       # average overall mshr miss latency
system.cpu.icache.replacements                    997                       # number of replacements
system.membus.snoop_filter.tot_requests         54723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3553741000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25655                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5886                       # Transaction distribution
system.membus.trans_dist::WritebackClean          997                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19710                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2474                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2474                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24146                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        78836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        78836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       160320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       160320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2080384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2080384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2240704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28130                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000427                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020650                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28118     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28130                       # Request fanout histogram
system.membus.reqLayer2.occupancy            87617000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8003498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          139211500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
