# compile vhdl design source files
vhdl xil_defaultlib  "../../../T18_Timer.srcs/sources_1/imports/exercises/T18_Timer.vhd"
vhdl xil_defaultlib  "../../../T18_Timer.srcs/sim_1/imports/exercises/T18_TimerTb.vhd"

# Do not sort compile order
nosort
