#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Apr 22 17:20:18 2024
# Process ID: 158704
# Current directory: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top
# Command line: vivado
# Log file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/vivado.log
# Journal file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/vivado.jou
#-----------------------------------------------------------
start_gui
create_project dti_uart_top /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
set_property  ip_repo_paths  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart/dti_uart [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
create_bd_design "design_uart"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart/xgui [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:dti_uart:1.0 dti_uart_0
endgroup
set_property location {1.5 358 26} [get_bd_cells dti_uart_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
set_property location {0.5 -2 -2} [get_bd_cells microblaze_0]
set_property location {1 56 30} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "8KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
regenerate_bd_layout -routing
set_property location {4.5 1287 243} [get_bd_cells dti_uart_0]
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT1_PORT {clk_cpu} CONFIG.CLK_OUT2_PORT {clk_apb} CONFIG.CLK_OUT3_PORT {clk_core} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.MMCM_CLKOUT2_DIVIDE {20} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {151.636} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins clk_wiz_1/clk_cpu] [get_bd_pins microblaze_0/Clk]
set_property location {4 1180 358} [get_bd_cells dti_uart_0]
connect_bd_net [get_bd_pins clk_wiz_1/clk_apb] [get_bd_pins dti_uart_0/paddr]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_apb]
connect_bd_net [get_bd_pins clk_wiz_1/clk_apb] [get_bd_pins dti_uart_0/pclk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_core] [get_bd_pins dti_uart_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 axi_apb_bridge_0
endgroup
set_property location {3 1055 321} [get_bd_cells axi_apb_bridge_0]
set_property location {3 1050 376} [get_bd_cells axi_apb_bridge_0]
set_property -dict [list CONFIG.C_APB_NUM_SLAVES {1}] [get_bd_cells axi_apb_bridge_0]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE]
connect_bd_intf_net [get_bd_intf_pins axi_apb_bridge_0/APB_M] [get_bd_intf_pins dti_uart_0/APB]
connect_bd_net [get_bd_pins clk_wiz_1/clk_apb] [get_bd_pins axi_apb_bridge_0/s_axi_aclk]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_apb]
connect_bd_net [get_bd_pins clk_wiz_1/clk_cpu] [get_bd_pins axi_apb_bridge_0/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_cpu] [get_bd_pins dti_uart_0/pclk]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_core]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT2_PORT {clk_core} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins clk_wiz_1/clk_core] [get_bd_pins dti_uart_0/clk]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_1/clk_in1]
endgroup
set_property name clk_in1 [get_bd_ports clk_in1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_1/reset]
endgroup
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_1/reset]
endgroup
set_property name resetn [get_bd_ports reset_0]
connect_bd_net [get_bd_ports resetn] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] [get_bd_pins dti_uart_0/reset_n]
connect_bd_net [get_bd_pins dti_uart_0/presetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_apb_bridge_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
set_property location {4.5 1382 367} [get_bd_cells dti_uart_0]
startgroup
make_bd_pins_external  [get_bd_pins dti_uart_0/tx] [get_bd_pins dti_uart_0/cts_n] [get_bd_pins dti_uart_0/rx] [get_bd_pins dti_uart_0/rts_n]
endgroup
save_bd_design
file mkdir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1
file mkdir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new
close [ open /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc w ]
add_files -fileset constrs_1 /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc
make_wrapper -files [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -top
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
validate_bd_design
assign_bd_address
validate_bd_design
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_uart_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_uart_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_uart_axi_apb_bridge_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_uart_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_uart_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_uart_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_uart_lmb_bram_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 40 {design_uart_dti_uart_0_0_synth_1 design_uart_microblaze_0_0_synth_1 design_uart_mdm_1_0_synth_1 design_uart_clk_wiz_1_0_synth_1 design_uart_rst_clk_wiz_1_100M_0_synth_1 design_uart_axi_apb_bridge_0_0_synth_1 design_uart_dlmb_v10_0_synth_1 design_uart_ilmb_v10_0_synth_1 design_uart_dlmb_bram_if_cntlr_0_synth_1 design_uart_ilmb_bram_if_cntlr_0_synth_1 design_uart_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/questa} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -top
add_files -norecurse /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 80 design_uart_dti_uart_0_0_synth_1
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/questa} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 80 design_uart_dti_uart_0_0_synth_1
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/questa} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
file mkdir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk
file copy -force /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/design_uart_wrapper.sysdef /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf

launch_sdk -workspace /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf
open_bd_design {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
set_property location {5 1528 969} [get_bd_cells axi_uart16550_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uart16550_0/UART]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {3 995 422} [get_bd_cells axi_interconnect_1]
endgroup
undo
set_property location {2 771 942} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_uart16550_0/S_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_apb_bridge_0}]
set_property location {4 1657 448} [get_bd_cells axi_apb_bridge_1]
endgroup
undo
connect_bd_intf_net [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
assign_bd_address
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins axi_uart16550_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_uart16550_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_cpu]
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
connect_bd_net [get_bd_ports rx_0] [get_bd_pins axi_interconnect_0/ACLK]
undo
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_1/clk_cpu]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_1/clk_cpu]
undo
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_1/clk_cpu]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_1/clk_cpu]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins clk_wiz_1/clk_cpu]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
save_bd_design
delete_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
set_property synth_checkpoint_mode None [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/questa} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
file copy -force /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/design_uart_wrapper.sysdef /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf

launch_sdk -workspace /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf
set_property range 1M [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 1M [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 512M [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 512K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
save_bd_design
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/questa} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
file copy -force /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/design_uart_wrapper.sysdef /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf

add_files -norecurse /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf
set_property used_in_simulation 0 [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf]
add_files -fileset sim_1 -norecurse /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf
set_property SCOPED_TO_REF design_uart [get_files -all -of_objects [get_fileset sources_1] {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf}]
set_property SCOPED_TO_REF design_uart [get_files -all -of_objects [get_fileset sim_1] {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf}]
set_property target_simulator Questa [current_project]
set_property compxlib.questa_compiled_library_dir /new_data6/workspace/huyvq0/xil_questa_lib2018 [current_project]
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
set_property synth_checkpoint_mode Hierarchical [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_uart_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_uart_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_uart_axi_apb_bridge_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_uart_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_uart_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_uart_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_uart_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_uart_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_xbar_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 80 {design_uart_dlmb_bram_if_cntlr_0_synth_1 design_uart_ilmb_bram_if_cntlr_0_synth_1 design_uart_lmb_bram_0_synth_1 design_uart_axi_uart16550_0_0_synth_1 design_uart_xbar_0_synth_1}
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new/dti_uart_top.v w ]
add_files -fileset sim_1 /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new/dti_uart_top.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dti_uart_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/sim/libs/uart_tx.v /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/sim/libs/uart_rx.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new/dti_uart_top.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new/dti_uart_top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new/dti_uart_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
