<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p68" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_68{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_68{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_68{left:177px;bottom:1083px;letter-spacing:-0.01px;word-spacing:0.6px;}
#t4_68{left:152px;bottom:1065px;letter-spacing:-0.02px;word-spacing:1.28px;}
#t5_68{left:152px;bottom:1046px;letter-spacing:0.03px;word-spacing:1.78px;}
#t6_68{left:152px;bottom:1001px;letter-spacing:0.01px;word-spacing:1.05px;}
#t7_68{left:152px;bottom:983px;letter-spacing:0.03px;word-spacing:1.77px;}
#t8_68{left:172px;bottom:958px;}
#t9_68{left:188px;bottom:958px;letter-spacing:0.02px;word-spacing:1.8px;}
#ta_68{left:172px;bottom:933px;}
#tb_68{left:188px;bottom:933px;letter-spacing:0.04px;word-spacing:2.11px;}
#tc_68{left:188px;bottom:915px;letter-spacing:0.03px;word-spacing:1.78px;}
#td_68{left:152px;bottom:870px;letter-spacing:0.06px;word-spacing:2.74px;}
#te_68{left:152px;bottom:852px;letter-spacing:0.01px;word-spacing:1.48px;}
#tf_68{left:152px;bottom:833px;letter-spacing:0.04px;word-spacing:1.91px;}
#tg_68{left:152px;bottom:815px;letter-spacing:-0.01px;word-spacing:2.2px;}
#th_68{left:224px;bottom:815px;letter-spacing:0.1px;}
#ti_68{left:258px;bottom:815px;letter-spacing:-0.02px;word-spacing:2.22px;}
#tj_68{left:152px;bottom:797px;word-spacing:1.83px;}
#tk_68{left:110px;bottom:760px;letter-spacing:-0.16px;word-spacing:1.7px;}
#tl_68{left:110px;bottom:740px;letter-spacing:-0.18px;word-spacing:1.25px;}
#tm_68{left:809px;bottom:740px;letter-spacing:-0.16px;}
#tn_68{left:110px;bottom:719px;letter-spacing:-0.17px;word-spacing:2.35px;}
#to_68{left:814px;bottom:719px;letter-spacing:-0.11px;}
#tp_68{left:110px;bottom:698px;letter-spacing:-0.15px;word-spacing:2.54px;}
#tq_68{left:397px;bottom:698px;letter-spacing:-0.16px;}
#tr_68{left:420px;bottom:698px;letter-spacing:-0.13px;word-spacing:2.01px;}
#ts_68{left:776px;bottom:698px;letter-spacing:-0.16px;}
#tt_68{left:798px;bottom:698px;letter-spacing:-0.18px;}
#tu_68{left:110px;bottom:677px;letter-spacing:-0.15px;}
#tv_68{left:139px;bottom:677px;letter-spacing:-0.11px;}
#tw_68{left:156px;bottom:677px;letter-spacing:-0.17px;word-spacing:1.72px;}
#tx_68{left:110px;bottom:657px;letter-spacing:-0.13px;word-spacing:1.36px;}
#ty_68{left:110px;bottom:621px;letter-spacing:-0.13px;word-spacing:1.9px;}
#tz_68{left:110px;bottom:600px;letter-spacing:-0.14px;word-spacing:1.69px;}
#t10_68{left:110px;bottom:579px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t11_68{left:110px;bottom:543px;letter-spacing:-0.2px;word-spacing:2.76px;}
#t12_68{left:322px;bottom:543px;letter-spacing:-0.11px;}
#t13_68{left:340px;bottom:543px;letter-spacing:-0.15px;word-spacing:2.66px;}
#t14_68{left:612px;bottom:543px;letter-spacing:-0.16px;}
#t15_68{left:635px;bottom:543px;letter-spacing:-0.14px;word-spacing:2.73px;}
#t16_68{left:110px;bottom:523px;letter-spacing:-0.22px;word-spacing:0.29px;}
#t17_68{left:226px;bottom:523px;letter-spacing:-0.16px;}
#t18_68{left:247px;bottom:523px;letter-spacing:-0.14px;word-spacing:0.12px;}
#t19_68{left:499px;bottom:523px;letter-spacing:-0.11px;}
#t1a_68{left:515px;bottom:523px;letter-spacing:-0.13px;word-spacing:0.79px;}
#t1b_68{left:646px;bottom:523px;letter-spacing:-0.11px;}
#t1c_68{left:662px;bottom:523px;letter-spacing:-0.16px;word-spacing:0.12px;}
#t1d_68{left:719px;bottom:523px;letter-spacing:-0.16px;}
#t1e_68{left:740px;bottom:523px;letter-spacing:-0.14px;}
#t1f_68{left:110px;bottom:502px;letter-spacing:-0.17px;word-spacing:0.53px;}
#t1g_68{left:110px;bottom:481px;letter-spacing:-0.18px;word-spacing:1.44px;}
#t1h_68{left:180px;bottom:450px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1i_68{left:180px;bottom:429px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1j_68{left:180px;bottom:408px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1k_68{left:180px;bottom:388px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1l_68{left:145px;bottom:367px;letter-spacing:-0.17px;}
#t1m_68{left:180px;bottom:346px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1n_68{left:364px;bottom:346px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1o_68{left:180px;bottom:325px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1p_68{left:364px;bottom:325px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1q_68{left:180px;bottom:305px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1r_68{left:364px;bottom:305px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1s_68{left:180px;bottom:284px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1t_68{left:364px;bottom:284px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1u_68{left:180px;bottom:263px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1v_68{left:364px;bottom:263px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1w_68{left:180px;bottom:243px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t1x_68{left:364px;bottom:243px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t1y_68{left:145px;bottom:222px;letter-spacing:-0.17px;}
#t1z_68{left:180px;bottom:201px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t20_68{left:364px;bottom:201px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t21_68{left:180px;bottom:181px;letter-spacing:-0.17px;word-spacing:4.58px;}
#t22_68{left:364px;bottom:181px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t23_68{left:210px;bottom:126px;letter-spacing:-0.16px;word-spacing:1.62px;}

.s1_68{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_68{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_68{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_68{font-size:15px;font-family:CMSY10_27j;color:#000;}
.s5_68{font-size:15px;font-family:CMTI10_27t;color:#000080;}
.s6_68{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s7_68{font-size:17px;font-family:CMTT10_27z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts68" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMSY10_27j;
	src: url("fonts/CMSY10_27j.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg68Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg68" style="-webkit-user-select: none;"><object width="935" height="1210" data="68/68.svg" type="image/svg+xml" id="pdf68" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_68" class="t s1_68">50 </span><span id="t2_68" class="t s2_68">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_68" class="t s3_68" data-mappings='[[16,"fi"]]'>A platform speciﬁcation may constrain the size and shape of the reservation set. For example, </span>
<span id="t4_68" class="t s3_68" data-mappings='[[87,"fi"]]'>the Unix platform is expected to require of main memory that the reservation set be of ﬁxed size, </span>
<span id="t5_68" class="t s3_68">contiguous, naturally aligned, and no greater than the virtual memory page size. </span>
<span id="t6_68" class="t s3_68">A store-conditional instruction to a scratch word of memory should be used to forcibly invalidate </span>
<span id="t7_68" class="t s3_68">any existing load reservation: </span>
<span id="t8_68" class="t s4_68">• </span><span id="t9_68" class="t s3_68">during a preemptive context switch, and </span>
<span id="ta_68" class="t s4_68">• </span><span id="tb_68" class="t s3_68">if necessary when changing virtual to physical address mappings, such as when migrating </span>
<span id="tc_68" class="t s3_68">pages that might contain an active reservation. </span>
<span id="td_68" class="t s3_68">The invalidation of a hart’s reservation when it executes an LR or SC imply that a hart can </span>
<span id="te_68" class="t s3_68">only hold one reservation at a time, and that an SC can only pair with the most recent LR, and </span>
<span id="tf_68" class="t s3_68">LR with the next following SC, in program order. This is a restriction to the Atomicity Axiom </span>
<span id="tg_68" class="t s3_68">in Section </span><span id="th_68" class="t s5_68">14.1 </span><span id="ti_68" class="t s3_68">that ensures software runs correctly on expected common implementations that </span>
<span id="tj_68" class="t s3_68">operate in this manner. </span>
<span id="tk_68" class="t s1_68">An SC instruction can never be observed by another RISC-V hart before the LR instruction that </span>
<span id="tl_68" class="t s1_68">established the reservation. The LR/SC sequence can be given acquire semantics by setting the </span><span id="tm_68" class="t s6_68">aq </span>
<span id="tn_68" class="t s1_68">bit on the LR instruction. The LR/SC sequence can be given release semantics by setting the </span><span id="to_68" class="t s6_68">rl </span>
<span id="tp_68" class="t s1_68">bit on the SC instruction. Setting the </span><span id="tq_68" class="t s6_68">aq </span><span id="tr_68" class="t s1_68">bit on the LR instruction, and setting both the </span><span id="ts_68" class="t s6_68">aq </span><span id="tt_68" class="t s1_68">and </span>
<span id="tu_68" class="t s1_68">the </span><span id="tv_68" class="t s6_68">rl </span><span id="tw_68" class="t s1_68">bit on the SC instruction makes the LR/SC sequence sequentially consistent, meaning that </span>
<span id="tx_68" class="t s1_68">it cannot be reordered with earlier or later memory operations from the same hart. </span>
<span id="ty_68" class="t s1_68">If neither bit is set on both LR and SC, the LR/SC sequence can be observed to occur before or </span>
<span id="tz_68" class="t s1_68">after surrounding memory operations from the same RISC-V hart. This can be appropriate when </span>
<span id="t10_68" class="t s1_68">the LR/SC sequence is used to implement a parallel reduction operation. </span>
<span id="t11_68" class="t s1_68">Software should not set the </span><span id="t12_68" class="t s6_68">rl </span><span id="t13_68" class="t s1_68">bit on an LR instruction unless the </span><span id="t14_68" class="t s6_68">aq </span><span id="t15_68" class="t s1_68">bit is also set, nor should </span>
<span id="t16_68" class="t s1_68">software set the </span><span id="t17_68" class="t s6_68">aq </span><span id="t18_68" class="t s1_68">bit on an SC instruction unless the </span><span id="t19_68" class="t s6_68">rl </span><span id="t1a_68" class="t s1_68">bit is also set. LR.</span><span id="t1b_68" class="t s6_68">rl </span><span id="t1c_68" class="t s1_68">and SC.</span><span id="t1d_68" class="t s6_68">aq </span><span id="t1e_68" class="t s1_68">instructions </span>
<span id="t1f_68" class="t s1_68">are not guaranteed to provide any stronger ordering than those with both bits clear, but may result </span>
<span id="t1g_68" class="t s1_68">in lower performance. </span>
<span id="t1h_68" class="t s7_68"># a0 holds address of memory location </span>
<span id="t1i_68" class="t s7_68"># a1 holds expected value </span>
<span id="t1j_68" class="t s7_68"># a2 holds desired value </span>
<span id="t1k_68" class="t s7_68"># a0 holds return value, 0 if successful, !0 otherwise </span>
<span id="t1l_68" class="t s7_68">cas: </span>
<span id="t1m_68" class="t s7_68">lr.w t0, (a0) </span><span id="t1n_68" class="t s7_68"># Load original value. </span>
<span id="t1o_68" class="t s7_68">bne t0, a1, fail </span><span id="t1p_68" class="t s7_68"># Doesn’t match, so fail. </span>
<span id="t1q_68" class="t s7_68">sc.w t0, a2, (a0) </span><span id="t1r_68" class="t s7_68"># Try to update. </span>
<span id="t1s_68" class="t s7_68">bnez t0, cas </span><span id="t1t_68" class="t s7_68"># Retry if store-conditional failed. </span>
<span id="t1u_68" class="t s7_68">li a0, 0 </span><span id="t1v_68" class="t s7_68"># Set return to success. </span>
<span id="t1w_68" class="t s7_68">jr ra </span><span id="t1x_68" class="t s7_68"># Return. </span>
<span id="t1y_68" class="t s7_68">fail: </span>
<span id="t1z_68" class="t s7_68">li a0, 1 </span><span id="t20_68" class="t s7_68"># Set return to failure. </span>
<span id="t21_68" class="t s7_68">jr ra </span><span id="t22_68" class="t s7_68"># Return. </span>
<span id="t23_68" class="t s1_68">Figure 8.1: Sample code for compare-and-swap function using LR/SC. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
