
UP_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d768  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  0800d8f8  0800d8f8  0001d8f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfbc  0800dfbc  0002083c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dfbc  0800dfbc  0001dfbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfc4  0800dfc4  0002083c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfc4  0800dfc4  0001dfc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dfc8  0800dfc8  0001dfc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000083c  20000000  0800dfcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002083c  2**0
                  CONTENTS
 10 .bss          000046e0  2000083c  2000083c  0002083c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004f1c  20004f1c  0002083c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002083c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ae87  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000427b  00000000  00000000  0003b6f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  0003f970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015c8  00000000  00000000  00041118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026142  00000000  00000000  000426e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d605  00000000  00000000  00068822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1b85  00000000  00000000  00085e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001579ac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007844  00000000  00000000  001579fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000083c 	.word	0x2000083c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d8e0 	.word	0x0800d8e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000840 	.word	0x20000840
 80001cc:	0800d8e0 	.word	0x0800d8e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	; 0x38
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
  HAL_StatusTypeDef 		HAL_Status;
  CAN_FilterTypeDef 		CAN1_Filter; //CAN1????????
  uint32_t StdId = 0x01;
 8000ffe:	2301      	movs	r3, #1
 8001000:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t ExtId = 0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t DLC = 8;
 8001006:	2308      	movs	r3, #8
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800100a:	4b39      	ldr	r3, [pc, #228]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800100c:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <MX_CAN1_Init+0xfc>)
 800100e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001010:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001012:	2202      	movs	r2, #2
 8001014:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001016:	4b36      	ldr	r3, [pc, #216]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800101c:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 8001022:	4b33      	ldr	r3, [pc, #204]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001024:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001028:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 800102a:	4b31      	ldr	r3, [pc, #196]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800102c:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8001030:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001032:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001034:	2200      	movs	r2, #0
 8001036:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001038:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800103a:	2200      	movs	r2, #0
 800103c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800103e:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001040:	2200      	movs	r2, #0
 8001042:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001044:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001046:	2200      	movs	r2, #0
 8001048:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800104a:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001050:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001052:	2200      	movs	r2, #0
 8001054:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001056:	4826      	ldr	r0, [pc, #152]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001058:	f002 fae4 	bl	8003624 <HAL_CAN_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_CAN1_Init+0x6e>
  {
    Error_Handler();
 8001062:	f000 fe03 	bl	8001c6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  //Tx_Init
  CAN1_TX.StdId  			 			 = 	StdId;   		 //11????????     ????????
 8001066:	4a24      	ldr	r2, [pc, #144]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800106a:	6013      	str	r3, [r2, #0]
  CAN1_TX.ExtId    					  	 = 	ExtId;   		 //29????????     ????????
 800106c:	4a22      	ldr	r2, [pc, #136]	; (80010f8 <MX_CAN1_Init+0x100>)
 800106e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001070:	6053      	str	r3, [r2, #4]
  CAN1_TX.IDE      						 = 	CAN_ID_STD;  	//1????????        0:???????? 1:????????
 8001072:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  CAN1_TX.RTR      			  			 = 	CAN_RTR_DATA; 	 //1????????   0:???????? 1:????????
 8001078:	4b1f      	ldr	r3, [pc, #124]	; (80010f8 <MX_CAN1_Init+0x100>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  CAN1_TX.DLC      				  		 = 	DLC;     	 	//4????????   ?????????
 800107e:	4a1e      	ldr	r2, [pc, #120]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001082:	6113      	str	r3, [r2, #16]
  CAN1_TX.TransmitGlobalTime    		 =  ENABLE;
 8001084:	4b1c      	ldr	r3, [pc, #112]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001086:	2201      	movs	r2, #1
 8001088:	751a      	strb	r2, [r3, #20]

  //Filter_Init
  CAN1_Filter.FilterIdHigh               = 	0;
 800108a:	2300      	movs	r3, #0
 800108c:	603b      	str	r3, [r7, #0]
  CAN1_Filter.FilterIdLow                = 	0;
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
  CAN1_Filter.FilterMaskIdHigh        	 =  0;
 8001092:	2300      	movs	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]
  CAN1_Filter.FilterMaskIdLow            =  0;
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
  CAN1_Filter.FilterFIFOAssignment		 = 	CAN_FILTER_FIFO0;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  CAN1_Filter.FilterBank                 =	0;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  CAN1_Filter.FilterMode                 =	CAN_FILTERMODE_IDMASK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  CAN1_Filter.FilterScale                = 	CAN_FILTERSCALE_32BIT;
 80010a6:	2301      	movs	r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
  CAN1_Filter.FilterActivation         	 =	ENABLE;
 80010aa:	2301      	movs	r3, #1
 80010ac:	623b      	str	r3, [r7, #32]
  CAN1_Filter.SlaveStartFilterBank 		 =	0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1,&CAN1_Filter);
 80010b2:	463b      	mov	r3, r7
 80010b4:	4619      	mov	r1, r3
 80010b6:	480e      	ldr	r0, [pc, #56]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010b8:	f002 fbb0 	bl	800381c <HAL_CAN_ConfigFilter>
  HAL_Status = HAL_CAN_Start(&hcan1);
 80010bc:	480c      	ldr	r0, [pc, #48]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010be:	f002 fc8d 	bl	80039dc <HAL_CAN_Start>
 80010c2:	4603      	mov	r3, r0
 80010c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(HAL_Status != HAL_OK){
 80010c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <MX_CAN1_Init+0xe0>
	  DmaPrintf("\n\rCAN1 start Failed!\n\r");
 80010d0:	480a      	ldr	r0, [pc, #40]	; (80010fc <MX_CAN1_Init+0x104>)
 80010d2:	f000 fd01 	bl	8001ad8 <DmaPrintf>
 80010d6:	e002      	b.n	80010de <MX_CAN1_Init+0xe6>
  }
  else	DmaPrintf("\nCAN1 Start Success!!\n");
 80010d8:	4809      	ldr	r0, [pc, #36]	; (8001100 <MX_CAN1_Init+0x108>)
 80010da:	f000 fcfd 	bl	8001ad8 <DmaPrintf>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80010de:	2102      	movs	r1, #2
 80010e0:	4803      	ldr	r0, [pc, #12]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010e2:	f002 feac 	bl	8003e3e <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	3738      	adds	r7, #56	; 0x38
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200008d0 	.word	0x200008d0
 80010f4:	40006400 	.word	0x40006400
 80010f8:	20000858 	.word	0x20000858
 80010fc:	0800d8f8 	.word	0x0800d8f8
 8001100:	0800d910 	.word	0x0800d910

08001104 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08e      	sub	sp, #56	; 0x38
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN2_Init 0 */
	HAL_StatusTypeDef 		HAL_Status;
	CAN_FilterTypeDef 		CAN2_Filter; //CAN2???????
	uint32_t StdId = 0x03;
 800110a:	2303      	movs	r3, #3
 800110c:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t ExtId = 0x00;
 800110e:	2300      	movs	r3, #0
 8001110:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DLC = 8;
 8001112:	2308      	movs	r3, #8
 8001114:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001116:	4b39      	ldr	r3, [pc, #228]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001118:	4a39      	ldr	r2, [pc, #228]	; (8001200 <MX_CAN2_Init+0xfc>)
 800111a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800111c:	4b37      	ldr	r3, [pc, #220]	; (80011fc <MX_CAN2_Init+0xf8>)
 800111e:	2202      	movs	r2, #2
 8001120:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001122:	4b36      	ldr	r3, [pc, #216]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001128:	4b34      	ldr	r3, [pc, #208]	; (80011fc <MX_CAN2_Init+0xf8>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 800112e:	4b33      	ldr	r3, [pc, #204]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001130:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001134:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001136:	4b31      	ldr	r3, [pc, #196]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001138:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800113c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800113e:	4b2f      	ldr	r3, [pc, #188]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001140:	2200      	movs	r2, #0
 8001142:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001144:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001146:	2200      	movs	r2, #0
 8001148:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800114a:	4b2c      	ldr	r3, [pc, #176]	; (80011fc <MX_CAN2_Init+0xf8>)
 800114c:	2200      	movs	r2, #0
 800114e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001150:	4b2a      	ldr	r3, [pc, #168]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001152:	2200      	movs	r2, #0
 8001154:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001156:	4b29      	ldr	r3, [pc, #164]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001158:	2200      	movs	r2, #0
 800115a:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800115c:	4b27      	ldr	r3, [pc, #156]	; (80011fc <MX_CAN2_Init+0xf8>)
 800115e:	2200      	movs	r2, #0
 8001160:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001162:	4826      	ldr	r0, [pc, #152]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001164:	f002 fa5e 	bl	8003624 <HAL_CAN_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_CAN2_Init+0x6e>
  {
    Error_Handler();
 800116e:	f000 fd7d 	bl	8001c6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  //Tx_Init
  CAN2_TX.StdId  			 			 = 	StdId;   		 //11????????     ????????
 8001172:	4a24      	ldr	r2, [pc, #144]	; (8001204 <MX_CAN2_Init+0x100>)
 8001174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001176:	6013      	str	r3, [r2, #0]
  CAN2_TX.ExtId    					  	 = 	ExtId;   		 //29????????     ????????
 8001178:	4a22      	ldr	r2, [pc, #136]	; (8001204 <MX_CAN2_Init+0x100>)
 800117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800117c:	6053      	str	r3, [r2, #4]
  CAN2_TX.IDE      						 = 	CAN_ID_STD;  	//1????????        0:???????? 1:????????
 800117e:	4b21      	ldr	r3, [pc, #132]	; (8001204 <MX_CAN2_Init+0x100>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  CAN2_TX.RTR      			  			 = 	CAN_RTR_DATA; 	 //1????????   0:???????? 1:????????
 8001184:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <MX_CAN2_Init+0x100>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  CAN2_TX.DLC      				  		 = 	DLC;     	 	//4????????   ?????????
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <MX_CAN2_Init+0x100>)
 800118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118e:	6113      	str	r3, [r2, #16]
  CAN2_TX.TransmitGlobalTime    		 =  ENABLE;
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <MX_CAN2_Init+0x100>)
 8001192:	2201      	movs	r2, #1
 8001194:	751a      	strb	r2, [r3, #20]

  //Filter_Init
  CAN2_Filter.FilterIdHigh               = 	0;
 8001196:	2300      	movs	r3, #0
 8001198:	603b      	str	r3, [r7, #0]
  CAN2_Filter.FilterIdLow                = 	0;
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
  CAN2_Filter.FilterMaskIdHigh        	 =  0;
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
  CAN2_Filter.FilterMaskIdLow            =  0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
  CAN2_Filter.FilterFIFOAssignment		 = 	CAN_FILTER_FIFO0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  CAN2_Filter.FilterBank                 =	0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  CAN2_Filter.FilterMode                 =	CAN_FILTERMODE_IDMASK;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  CAN2_Filter.FilterScale                = 	CAN_FILTERSCALE_32BIT;
 80011b2:	2301      	movs	r3, #1
 80011b4:	61fb      	str	r3, [r7, #28]
  CAN2_Filter.FilterActivation         	 =	ENABLE;
 80011b6:	2301      	movs	r3, #1
 80011b8:	623b      	str	r3, [r7, #32]
  CAN2_Filter.SlaveStartFilterBank 		 =	0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan2,&CAN2_Filter);
 80011be:	463b      	mov	r3, r7
 80011c0:	4619      	mov	r1, r3
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011c4:	f002 fb2a 	bl	800381c <HAL_CAN_ConfigFilter>
  HAL_Status = HAL_CAN_Start(&hcan2);
 80011c8:	480c      	ldr	r0, [pc, #48]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011ca:	f002 fc07 	bl	80039dc <HAL_CAN_Start>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(HAL_Status != HAL_OK){
 80011d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <MX_CAN2_Init+0xe0>
	  DmaPrintf("\n\rCAN2 start Failed!\n\r");
 80011dc:	480a      	ldr	r0, [pc, #40]	; (8001208 <MX_CAN2_Init+0x104>)
 80011de:	f000 fc7b 	bl	8001ad8 <DmaPrintf>
 80011e2:	e002      	b.n	80011ea <MX_CAN2_Init+0xe6>
  }
  else	DmaPrintf("\nCAN2 Start Success!!");
 80011e4:	4809      	ldr	r0, [pc, #36]	; (800120c <MX_CAN2_Init+0x108>)
 80011e6:	f000 fc77 	bl	8001ad8 <DmaPrintf>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80011ea:	2102      	movs	r1, #2
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011ee:	f002 fe26 	bl	8003e3e <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN2_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	3738      	adds	r7, #56	; 0x38
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200008f8 	.word	0x200008f8
 8001200:	40006800 	.word	0x40006800
 8001204:	2000088c 	.word	0x2000088c
 8001208:	0800d928 	.word	0x0800d928
 800120c:	0800d940 	.word	0x0800d940

08001210 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	; 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 031c 	add.w	r3, r7, #28
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a52      	ldr	r2, [pc, #328]	; (8001378 <HAL_CAN_MspInit+0x168>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d146      	bne.n	80012c0 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001232:	4b52      	ldr	r3, [pc, #328]	; (800137c <HAL_CAN_MspInit+0x16c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	3301      	adds	r3, #1
 8001238:	4a50      	ldr	r2, [pc, #320]	; (800137c <HAL_CAN_MspInit+0x16c>)
 800123a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800123c:	4b4f      	ldr	r3, [pc, #316]	; (800137c <HAL_CAN_MspInit+0x16c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d10d      	bne.n	8001260 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	4b4d      	ldr	r3, [pc, #308]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	4a4c      	ldr	r2, [pc, #304]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800124e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001252:	6413      	str	r3, [r2, #64]	; 0x40
 8001254:	4b4a      	ldr	r3, [pc, #296]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125c:	61bb      	str	r3, [r7, #24]
 800125e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	4b46      	ldr	r3, [pc, #280]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	4a45      	ldr	r2, [pc, #276]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	6313      	str	r3, [r2, #48]	; 0x30
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800127c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128a:	2303      	movs	r3, #3
 800128c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800128e:	2309      	movs	r3, #9
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001292:	f107 031c 	add.w	r3, r7, #28
 8001296:	4619      	mov	r1, r3
 8001298:	483a      	ldr	r0, [pc, #232]	; (8001384 <HAL_CAN_MspInit+0x174>)
 800129a:	f003 fd09 	bl	8004cb0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2105      	movs	r1, #5
 80012a2:	2014      	movs	r0, #20
 80012a4:	f003 f8d8 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80012a8:	2014      	movs	r0, #20
 80012aa:	f003 f8f1 	bl	8004490 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2105      	movs	r1, #5
 80012b2:	2015      	movs	r0, #21
 80012b4:	f003 f8d0 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80012b8:	2015      	movs	r0, #21
 80012ba:	f003 f8e9 	bl	8004490 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80012be:	e057      	b.n	8001370 <HAL_CAN_MspInit+0x160>
  else if(canHandle->Instance==CAN2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a30      	ldr	r2, [pc, #192]	; (8001388 <HAL_CAN_MspInit+0x178>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d152      	bne.n	8001370 <HAL_CAN_MspInit+0x160>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	4a2b      	ldr	r2, [pc, #172]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012d8:	6413      	str	r3, [r2, #64]	; 0x40
 80012da:	4b29      	ldr	r3, [pc, #164]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a23      	ldr	r2, [pc, #140]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d10d      	bne.n	8001314 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	4b20      	ldr	r3, [pc, #128]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001302:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001306:	6413      	str	r3, [r2, #64]	; 0x40
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	2300      	movs	r3, #0
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	4b19      	ldr	r3, [pc, #100]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	4a18      	ldr	r2, [pc, #96]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	6313      	str	r3, [r2, #48]	; 0x30
 8001324:	4b16      	ldr	r3, [pc, #88]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001330:	2360      	movs	r3, #96	; 0x60
 8001332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001340:	2309      	movs	r3, #9
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	480e      	ldr	r0, [pc, #56]	; (8001384 <HAL_CAN_MspInit+0x174>)
 800134c:	f003 fcb0 	bl	8004cb0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2105      	movs	r1, #5
 8001354:	2040      	movs	r0, #64	; 0x40
 8001356:	f003 f87f 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800135a:	2040      	movs	r0, #64	; 0x40
 800135c:	f003 f898 	bl	8004490 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 8001360:	2200      	movs	r2, #0
 8001362:	2105      	movs	r1, #5
 8001364:	2041      	movs	r0, #65	; 0x41
 8001366:	f003 f877 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800136a:	2041      	movs	r0, #65	; 0x41
 800136c:	f003 f890 	bl	8004490 <HAL_NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3730      	adds	r7, #48	; 0x30
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40006400 	.word	0x40006400
 800137c:	20000920 	.word	0x20000920
 8001380:	40023800 	.word	0x40023800
 8001384:	40020400 	.word	0x40020400
 8001388:	40006800 	.word	0x40006800

0800138c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 1 */

//CAN
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	if(hcan == &hcan1)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a19      	ldr	r2, [pc, #100]	; (80013fc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d111      	bne.n	80013c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN1_RX, CAN1_Rx_data);
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800139e:	4a19      	ldr	r2, [pc, #100]	; (8001404 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80013a0:	2100      	movs	r1, #0
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f002 fc39 	bl	8003c1a <HAL_CAN_GetRxMessage>
		CAN_FLAG = 1;
 80013a8:	4b17      	ldr	r3, [pc, #92]	; (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
//		printf("\nCAN_RX:");
//		for(int i=0; i<6; i++){
//			printf(" %x ", CAN1_Rx_data[i]);
//		}
		motor_setdata(CAN1_Rx_data);
 80013ae:	4814      	ldr	r0, [pc, #80]	; (8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80013b0:	f002 f800 	bl	80033b4 <motor_setdata>
		{
//			case 1: motor1 = unpack_RX(CAN1_Rx_data); break;
//			case 2: motor2 = unpack_RX(CAN1_Rx_data); break;
			default:
			{
				break;
 80013b4:	bf00      	nop
			}
		}

		HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013b6:	2102      	movs	r1, #2
 80013b8:	4810      	ldr	r0, [pc, #64]	; (80013fc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80013ba:	f002 fd40 	bl	8003e3e <HAL_CAN_ActivateNotification>
				break;
			}
		}
		__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
	}
}
 80013be:	e018      	b.n	80013f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
	else if(hcan == &hcan2)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a12      	ldr	r2, [pc, #72]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d114      	bne.n	80013f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN2_RX, CAN2_Rx_data);
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80013cc:	2100      	movs	r1, #0
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f002 fc23 	bl	8003c1a <HAL_CAN_GetRxMessage>
		CAN_FLAG = 1;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
		motor_setdata(CAN2_Rx_data);
 80013da:	480d      	ldr	r0, [pc, #52]	; (8001410 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80013dc:	f001 ffea 	bl	80033b4 <motor_setdata>
				break;
 80013e0:	bf00      	nop
		__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	695a      	ldr	r2, [r3, #20]
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f042 0202 	orr.w	r2, r2, #2
 80013f0:	615a      	str	r2, [r3, #20]
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200008d0 	.word	0x200008d0
 8001400:	200008c0 	.word	0x200008c0
 8001404:	20000870 	.word	0x20000870
 8001408:	200008ce 	.word	0x200008ce
 800140c:	200008f8 	.word	0x200008f8
 8001410:	200008c8 	.word	0x200008c8
 8001414:	200008a4 	.word	0x200008a4

08001418 <CAN_TxMeg>:

//CAN??
int CAN_TxMeg( uint8_t ID, uint8_t *pData, uint16_t Len)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
 8001424:	4613      	mov	r3, r2
 8001426:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef 	HAL_RetVal;
	uint32_t	Tx_MailBox;
	switch(ID)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	2b02      	cmp	r3, #2
 800142c:	dc02      	bgt.n	8001434 <CAN_TxMeg+0x1c>
 800142e:	2b00      	cmp	r3, #0
 8001430:	dc04      	bgt.n	800143c <CAN_TxMeg+0x24>
 8001432:	e023      	b.n	800147c <CAN_TxMeg+0x64>
 8001434:	3b03      	subs	r3, #3
 8001436:	2b01      	cmp	r3, #1
 8001438:	d820      	bhi.n	800147c <CAN_TxMeg+0x64>
 800143a:	e00f      	b.n	800145c <CAN_TxMeg+0x44>
	{
		case 1 :
		case 2 :
			CAN1_TX.StdId = ID;
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	4a16      	ldr	r2, [pc, #88]	; (8001498 <CAN_TxMeg+0x80>)
 8001440:	6013      	str	r3, [r2, #0]
			CAN1_TX.DLC = Len;
 8001442:	88bb      	ldrh	r3, [r7, #4]
 8001444:	4a14      	ldr	r2, [pc, #80]	; (8001498 <CAN_TxMeg+0x80>)
 8001446:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan1, &CAN1_TX, pData, &Tx_MailBox);
 8001448:	f107 0308 	add.w	r3, r7, #8
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	4912      	ldr	r1, [pc, #72]	; (8001498 <CAN_TxMeg+0x80>)
 8001450:	4812      	ldr	r0, [pc, #72]	; (800149c <CAN_TxMeg+0x84>)
 8001452:	f002 fb07 	bl	8003a64 <HAL_CAN_AddTxMessage>
 8001456:	4603      	mov	r3, r0
 8001458:	73fb      	strb	r3, [r7, #15]
			break;
 800145a:	e00f      	b.n	800147c <CAN_TxMeg+0x64>

		case 3 :
		case 4 :
			CAN2_TX.StdId = ID;
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <CAN_TxMeg+0x88>)
 8001460:	6013      	str	r3, [r2, #0]
			CAN2_TX.DLC = Len;
 8001462:	88bb      	ldrh	r3, [r7, #4]
 8001464:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <CAN_TxMeg+0x88>)
 8001466:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan2, &CAN2_TX, pData, &Tx_MailBox);
 8001468:	f107 0308 	add.w	r3, r7, #8
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	490c      	ldr	r1, [pc, #48]	; (80014a0 <CAN_TxMeg+0x88>)
 8001470:	480c      	ldr	r0, [pc, #48]	; (80014a4 <CAN_TxMeg+0x8c>)
 8001472:	f002 faf7 	bl	8003a64 <HAL_CAN_AddTxMessage>
 8001476:	4603      	mov	r3, r0
 8001478:	73fb      	strb	r3, [r7, #15]
			break;
 800147a:	bf00      	nop

	}
	if(HAL_OK != HAL_RetVal){
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d004      	beq.n	800148c <CAN_TxMeg+0x74>
		printf("\n\rCAN TxMeg Failed!!\n\r");
 8001482:	4809      	ldr	r0, [pc, #36]	; (80014a8 <CAN_TxMeg+0x90>)
 8001484:	f008 fb2c 	bl	8009ae0 <iprintf>
		return 0;
 8001488:	2300      	movs	r3, #0
 800148a:	e000      	b.n	800148e <CAN_TxMeg+0x76>
	}
	else{
//		printf("\nSend Tx Message Success!!");
		return 1;
 800148c:	2301      	movs	r3, #1
	}
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000858 	.word	0x20000858
 800149c:	200008d0 	.word	0x200008d0
 80014a0:	2000088c 	.word	0x2000088c
 80014a4:	200008f8 	.word	0x200008f8
 80014a8:	0800d958 	.word	0x0800d958

080014ac <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <MX_DMA_Init+0xac>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a27      	ldr	r2, [pc, #156]	; (8001558 <MX_DMA_Init+0xac>)
 80014bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b25      	ldr	r3, [pc, #148]	; (8001558 <MX_DMA_Init+0xac>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 80014ce:	4b23      	ldr	r3, [pc, #140]	; (800155c <MX_DMA_Init+0xb0>)
 80014d0:	4a23      	ldr	r2, [pc, #140]	; (8001560 <MX_DMA_Init+0xb4>)
 80014d2:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 80014d4:	4b21      	ldr	r3, [pc, #132]	; (800155c <MX_DMA_Init+0xb0>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80014da:	4b20      	ldr	r3, [pc, #128]	; (800155c <MX_DMA_Init+0xb0>)
 80014dc:	2280      	movs	r2, #128	; 0x80
 80014de:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <MX_DMA_Init+0xb0>)
 80014e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014e6:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 80014e8:	4b1c      	ldr	r3, [pc, #112]	; (800155c <MX_DMA_Init+0xb0>)
 80014ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ee:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	; (800155c <MX_DMA_Init+0xb0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014f6:	4b19      	ldr	r3, [pc, #100]	; (800155c <MX_DMA_Init+0xb0>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 80014fc:	4b17      	ldr	r3, [pc, #92]	; (800155c <MX_DMA_Init+0xb0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <MX_DMA_Init+0xb0>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001508:	4b14      	ldr	r3, [pc, #80]	; (800155c <MX_DMA_Init+0xb0>)
 800150a:	2204      	movs	r2, #4
 800150c:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_DMA_Init+0xb0>)
 8001510:	2203      	movs	r2, #3
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <MX_DMA_Init+0xb0>)
 8001516:	2200      	movs	r2, #0
 8001518:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_DMA_Init+0xb0>)
 800151c:	2200      	movs	r2, #0
 800151e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8001520:	480e      	ldr	r0, [pc, #56]	; (800155c <MX_DMA_Init+0xb0>)
 8001522:	f002 ffc3 	bl	80044ac <HAL_DMA_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_DMA_Init+0x84>
  {
    Error_Handler();
 800152c:	f000 fb9e 	bl	8001c6c <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001530:	2200      	movs	r2, #0
 8001532:	2105      	movs	r1, #5
 8001534:	203a      	movs	r0, #58	; 0x3a
 8001536:	f002 ff8f 	bl	8004458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800153a:	203a      	movs	r0, #58	; 0x3a
 800153c:	f002 ffa8 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2105      	movs	r1, #5
 8001544:	2046      	movs	r0, #70	; 0x46
 8001546:	f002 ff87 	bl	8004458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800154a:	2046      	movs	r0, #70	; 0x46
 800154c:	f002 ffa0 	bl	8004490 <HAL_NVIC_EnableIRQ>

}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	20000924 	.word	0x20000924
 8001560:	40026410 	.word	0x40026410

08001564 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4a07      	ldr	r2, [pc, #28]	; (8001590 <vApplicationGetIdleTaskMemory+0x2c>)
 8001574:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	4a06      	ldr	r2, [pc, #24]	; (8001594 <vApplicationGetIdleTaskMemory+0x30>)
 800157a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2280      	movs	r2, #128	; 0x80
 8001580:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	20000998 	.word	0x20000998
 8001594:	200009ec 	.word	0x200009ec

08001598 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	b0a4      	sub	sp, #144	; 0x90
 800159c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800159e:	4b30      	ldr	r3, [pc, #192]	; (8001660 <MX_FREERTOS_Init+0xc8>)
 80015a0:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80015a4:	461d      	mov	r5, r3
 80015a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015b2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015b6:	2100      	movs	r1, #0
 80015b8:	4618      	mov	r0, r3
 80015ba:	f006 f9a8 	bl	800790e <osThreadCreate>
 80015be:	4603      	mov	r3, r0
 80015c0:	4a28      	ldr	r2, [pc, #160]	; (8001664 <MX_FREERTOS_Init+0xcc>)
 80015c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of LED */
  osThreadDef(LED, LED_Task, osPriorityIdle, 0, 128);
 80015c4:	4b28      	ldr	r3, [pc, #160]	; (8001668 <MX_FREERTOS_Init+0xd0>)
 80015c6:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80015ca:	461d      	mov	r5, r3
 80015cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LEDHandle = osThreadCreate(osThread(LED), NULL);
 80015d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f006 f995 	bl	800790e <osThreadCreate>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a21      	ldr	r2, [pc, #132]	; (800166c <MX_FREERTOS_Init+0xd4>)
 80015e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of CAN */
  osThreadDef(CAN, CAN_Task, osPriorityIdle, 0, 128);
 80015ea:	4b21      	ldr	r3, [pc, #132]	; (8001670 <MX_FREERTOS_Init+0xd8>)
 80015ec:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80015f0:	461d      	mov	r5, r3
 80015f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CANHandle = osThreadCreate(osThread(CAN), NULL);
 80015fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f006 f982 	bl	800790e <osThreadCreate>
 800160a:	4603      	mov	r3, r0
 800160c:	4a19      	ldr	r2, [pc, #100]	; (8001674 <MX_FREERTOS_Init+0xdc>)
 800160e:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART */
  osThreadDef(UART, UART_Task, osPriorityIdle, 0, 256);
 8001610:	4b19      	ldr	r3, [pc, #100]	; (8001678 <MX_FREERTOS_Init+0xe0>)
 8001612:	f107 0420 	add.w	r4, r7, #32
 8001616:	461d      	mov	r5, r3
 8001618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UARTHandle = osThreadCreate(osThread(UART), NULL);
 8001624:	f107 0320 	add.w	r3, r7, #32
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f006 f96f 	bl	800790e <osThreadCreate>
 8001630:	4603      	mov	r3, r0
 8001632:	4a12      	ldr	r2, [pc, #72]	; (800167c <MX_FREERTOS_Init+0xe4>)
 8001634:	6013      	str	r3, [r2, #0]

  /* definition and creation of GAIT */
  osThreadDef(GAIT, GAIT_Task, osPriorityIdle, 0, 128);
 8001636:	4b12      	ldr	r3, [pc, #72]	; (8001680 <MX_FREERTOS_Init+0xe8>)
 8001638:	1d3c      	adds	r4, r7, #4
 800163a:	461d      	mov	r5, r3
 800163c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800163e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001640:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001644:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GAITHandle = osThreadCreate(osThread(GAIT), NULL);
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f006 f95e 	bl	800790e <osThreadCreate>
 8001652:	4603      	mov	r3, r0
 8001654:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <MX_FREERTOS_Init+0xec>)
 8001656:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001658:	bf00      	nop
 800165a:	3790      	adds	r7, #144	; 0x90
 800165c:	46bd      	mov	sp, r7
 800165e:	bdb0      	pop	{r4, r5, r7, pc}
 8001660:	0800d994 	.word	0x0800d994
 8001664:	20000984 	.word	0x20000984
 8001668:	0800d9b0 	.word	0x0800d9b0
 800166c:	20000988 	.word	0x20000988
 8001670:	0800d9cc 	.word	0x0800d9cc
 8001674:	2000098c 	.word	0x2000098c
 8001678:	0800d9e8 	.word	0x0800d9e8
 800167c:	20000990 	.word	0x20000990
 8001680:	0800da04 	.word	0x0800da04
 8001684:	20000994 	.word	0x20000994

08001688 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001690:	2001      	movs	r0, #1
 8001692:	f006 f988 	bl	80079a6 <osDelay>
 8001696:	e7fb      	b.n	8001690 <StartDefaultTask+0x8>

08001698 <LED_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_Task */
void LED_Task(void const * argument)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_Task */

	int led = 1;
 80016a0:	2301      	movs	r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
	int flag = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(led){
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d019      	beq.n	80016e2 <LED_Task+0x4a>
		flag=!flag;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bf0c      	ite	eq
 80016b4:	2301      	moveq	r3, #1
 80016b6:	2300      	movne	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	60fb      	str	r3, [r7, #12]
		LEDRGB_RED(flag);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	4618      	mov	r0, r3
 80016c2:	f001 fa69 	bl	8002b98 <LEDRGB_RED>
		LEDRGB_BLUE(!flag);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bf0c      	ite	eq
 80016cc:	2301      	moveq	r3, #1
 80016ce:	2300      	movne	r3, #0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 fa7a 	bl	8002bcc <LEDRGB_BLUE>
		Cylinder(flag);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	f001 fa8f 	bl	8002c00 <Cylinder>
	  }
	  osDelay(5000);
 80016e2:	f241 3088 	movw	r0, #5000	; 0x1388
 80016e6:	f006 f95e 	bl	80079a6 <osDelay>
	  if(led){
 80016ea:	e7dd      	b.n	80016a8 <LED_Task+0x10>

080016ec <CAN_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CAN_Task */
void CAN_Task(void const * argument)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CAN_Task */

  /* Infinite loop */
  for(;;)
  {
	  motor_control();
 80016f4:	f001 feac 	bl	8003450 <motor_control>
	  osDelay(1);
 80016f8:	2001      	movs	r0, #1
 80016fa:	f006 f954 	bl	80079a6 <osDelay>
	  motor_control();
 80016fe:	e7f9      	b.n	80016f4 <CAN_Task+0x8>

08001700 <UART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Task */
void UART_Task(void const * argument)
{
 8001700:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001704:	b089      	sub	sp, #36	; 0x24
 8001706:	af04      	add	r7, sp, #16
 8001708:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Task */
  /* Infinite loop */
  for(;;)
  {
	  if(CAN_FLAG){
 800170a:	4b79      	ldr	r3, [pc, #484]	; (80018f0 <UART_Task+0x1f0>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 8093 	beq.w	800183a <UART_Task+0x13a>
//		  DmaPrintf("Motor:%d position:%f---%f velocity:%f current:%f\n",motor2.ID,motor2.position,motor2.p_des,motor2.velocity,motor2.current);
//		  HAL_Delay(100);
//		  DmaPrintf("Motor:%d position:%f velocity:%f current:%f\n",motor3.ID,motor3.position,motor3.velocity,motor3.current);
//		  HAL_Delay(100);
//		  DmaPrintf("Motor:%d position:%f velocity:%f current:%f\n\n\n",motor4.ID,motor4.position,motor4.velocity,motor4.current);
		  HAL_Delay(2);
 8001714:	2002      	movs	r0, #2
 8001716:	f001 ff61 	bl	80035dc <HAL_Delay>
		  DmaPrintf("%d %.2f %.2f %.2f\n",motor1.ID,motor1.position,motor1.velocity,motor1.current);
 800171a:	4b76      	ldr	r3, [pc, #472]	; (80018f4 <UART_Task+0x1f4>)
 800171c:	681e      	ldr	r6, [r3, #0]
 800171e:	4b75      	ldr	r3, [pc, #468]	; (80018f4 <UART_Task+0x1f4>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe ff10 	bl	8000548 <__aeabi_f2d>
 8001728:	4680      	mov	r8, r0
 800172a:	4689      	mov	r9, r1
 800172c:	4b71      	ldr	r3, [pc, #452]	; (80018f4 <UART_Task+0x1f4>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe ff09 	bl	8000548 <__aeabi_f2d>
 8001736:	4604      	mov	r4, r0
 8001738:	460d      	mov	r5, r1
 800173a:	4b6e      	ldr	r3, [pc, #440]	; (80018f4 <UART_Task+0x1f4>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff02 	bl	8000548 <__aeabi_f2d>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800174c:	e9cd 4500 	strd	r4, r5, [sp]
 8001750:	4642      	mov	r2, r8
 8001752:	464b      	mov	r3, r9
 8001754:	4631      	mov	r1, r6
 8001756:	4868      	ldr	r0, [pc, #416]	; (80018f8 <UART_Task+0x1f8>)
 8001758:	f000 f9be 	bl	8001ad8 <DmaPrintf>
		  HAL_Delay(2);
 800175c:	2002      	movs	r0, #2
 800175e:	f001 ff3d 	bl	80035dc <HAL_Delay>
		  DmaPrintf("%d %.2f %.2f %.2f\n",motor1.ID,motor1.position,motor1.velocity,motor1.current);
 8001762:	4b64      	ldr	r3, [pc, #400]	; (80018f4 <UART_Task+0x1f4>)
 8001764:	681e      	ldr	r6, [r3, #0]
 8001766:	4b63      	ldr	r3, [pc, #396]	; (80018f4 <UART_Task+0x1f4>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe feec 	bl	8000548 <__aeabi_f2d>
 8001770:	4680      	mov	r8, r0
 8001772:	4689      	mov	r9, r1
 8001774:	4b5f      	ldr	r3, [pc, #380]	; (80018f4 <UART_Task+0x1f4>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fee5 	bl	8000548 <__aeabi_f2d>
 800177e:	4604      	mov	r4, r0
 8001780:	460d      	mov	r5, r1
 8001782:	4b5c      	ldr	r3, [pc, #368]	; (80018f4 <UART_Task+0x1f4>)
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fede 	bl	8000548 <__aeabi_f2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001794:	e9cd 4500 	strd	r4, r5, [sp]
 8001798:	4642      	mov	r2, r8
 800179a:	464b      	mov	r3, r9
 800179c:	4631      	mov	r1, r6
 800179e:	4856      	ldr	r0, [pc, #344]	; (80018f8 <UART_Task+0x1f8>)
 80017a0:	f000 f99a 	bl	8001ad8 <DmaPrintf>
		  HAL_Delay(2);
 80017a4:	2002      	movs	r0, #2
 80017a6:	f001 ff19 	bl	80035dc <HAL_Delay>
		  DmaPrintf("%d %.2f %.2f %.2f\n",motor1.ID,motor1.position,motor1.velocity,motor1.current);
 80017aa:	4b52      	ldr	r3, [pc, #328]	; (80018f4 <UART_Task+0x1f4>)
 80017ac:	681e      	ldr	r6, [r3, #0]
 80017ae:	4b51      	ldr	r3, [pc, #324]	; (80018f4 <UART_Task+0x1f4>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fec8 	bl	8000548 <__aeabi_f2d>
 80017b8:	4680      	mov	r8, r0
 80017ba:	4689      	mov	r9, r1
 80017bc:	4b4d      	ldr	r3, [pc, #308]	; (80018f4 <UART_Task+0x1f4>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fec1 	bl	8000548 <__aeabi_f2d>
 80017c6:	4604      	mov	r4, r0
 80017c8:	460d      	mov	r5, r1
 80017ca:	4b4a      	ldr	r3, [pc, #296]	; (80018f4 <UART_Task+0x1f4>)
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe feba 	bl	8000548 <__aeabi_f2d>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017dc:	e9cd 4500 	strd	r4, r5, [sp]
 80017e0:	4642      	mov	r2, r8
 80017e2:	464b      	mov	r3, r9
 80017e4:	4631      	mov	r1, r6
 80017e6:	4844      	ldr	r0, [pc, #272]	; (80018f8 <UART_Task+0x1f8>)
 80017e8:	f000 f976 	bl	8001ad8 <DmaPrintf>
		  HAL_Delay(2);
 80017ec:	2002      	movs	r0, #2
 80017ee:	f001 fef5 	bl	80035dc <HAL_Delay>
		  DmaPrintf("%d %.2f %.2f %.2f\n",motor1.ID,motor1.position,motor1.velocity,motor1.current);
 80017f2:	4b40      	ldr	r3, [pc, #256]	; (80018f4 <UART_Task+0x1f4>)
 80017f4:	681e      	ldr	r6, [r3, #0]
 80017f6:	4b3f      	ldr	r3, [pc, #252]	; (80018f4 <UART_Task+0x1f4>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fea4 	bl	8000548 <__aeabi_f2d>
 8001800:	4680      	mov	r8, r0
 8001802:	4689      	mov	r9, r1
 8001804:	4b3b      	ldr	r3, [pc, #236]	; (80018f4 <UART_Task+0x1f4>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe9d 	bl	8000548 <__aeabi_f2d>
 800180e:	4604      	mov	r4, r0
 8001810:	460d      	mov	r5, r1
 8001812:	4b38      	ldr	r3, [pc, #224]	; (80018f4 <UART_Task+0x1f4>)
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	4618      	mov	r0, r3
 8001818:	f7fe fe96 	bl	8000548 <__aeabi_f2d>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001824:	e9cd 4500 	strd	r4, r5, [sp]
 8001828:	4642      	mov	r2, r8
 800182a:	464b      	mov	r3, r9
 800182c:	4631      	mov	r1, r6
 800182e:	4832      	ldr	r0, [pc, #200]	; (80018f8 <UART_Task+0x1f8>)
 8001830:	f000 f952 	bl	8001ad8 <DmaPrintf>
		  CAN_FLAG = 0;
 8001834:	4b2e      	ldr	r3, [pc, #184]	; (80018f0 <UART_Task+0x1f0>)
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
	  }

		if( USART1_RX_FLAG){
 800183a:	4b30      	ldr	r3, [pc, #192]	; (80018fc <UART_Task+0x1fc>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d052      	beq.n	80018e8 <UART_Task+0x1e8>
			HAL_Delay(100);
 8001842:	2064      	movs	r0, #100	; 0x64
 8001844:	f001 feca 	bl	80035dc <HAL_Delay>
			if(USART1_RX_BUF[0]=='E'){
 8001848:	4b2d      	ldr	r3, [pc, #180]	; (8001900 <UART_Task+0x200>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b45      	cmp	r3, #69	; 0x45
 800184e:	d10b      	bne.n	8001868 <UART_Task+0x168>
				motor_enable(1);motor_enable(2);motor_enable(3);motor_enable(4);
 8001850:	2001      	movs	r0, #1
 8001852:	f001 fa15 	bl	8002c80 <motor_enable>
 8001856:	2002      	movs	r0, #2
 8001858:	f001 fa12 	bl	8002c80 <motor_enable>
 800185c:	2003      	movs	r0, #3
 800185e:	f001 fa0f 	bl	8002c80 <motor_enable>
 8001862:	2004      	movs	r0, #4
 8001864:	f001 fa0c 	bl	8002c80 <motor_enable>
			}
			if(USART1_RX_BUF[0]=='D'){
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <UART_Task+0x200>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b44      	cmp	r3, #68	; 0x44
 800186e:	d10b      	bne.n	8001888 <UART_Task+0x188>
				motor_disable(1);motor_disable(2);motor_disable(3);motor_disable(4);
 8001870:	2001      	movs	r0, #1
 8001872:	f001 fa3b 	bl	8002cec <motor_disable>
 8001876:	2002      	movs	r0, #2
 8001878:	f001 fa38 	bl	8002cec <motor_disable>
 800187c:	2003      	movs	r0, #3
 800187e:	f001 fa35 	bl	8002cec <motor_disable>
 8001882:	2004      	movs	r0, #4
 8001884:	f001 fa32 	bl	8002cec <motor_disable>
			}
			if(USART1_RX_BUF[0]=='P'){
 8001888:	4b1d      	ldr	r3, [pc, #116]	; (8001900 <UART_Task+0x200>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b50      	cmp	r3, #80	; 0x50
 800188e:	d115      	bne.n	80018bc <UART_Task+0x1bc>
				int position = USART1_RX_BUF[1] - '0';
 8001890:	4b1b      	ldr	r3, [pc, #108]	; (8001900 <UART_Task+0x200>)
 8001892:	785b      	ldrb	r3, [r3, #1]
 8001894:	3b30      	subs	r3, #48	; 0x30
 8001896:	60bb      	str	r3, [r7, #8]
				pack_TX(1, position, 0, 5, 0.5, 0);
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	ee07 3a90 	vmov	s15, r3
 800189e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a2:	ed9f 2a18 	vldr	s4, [pc, #96]	; 8001904 <UART_Task+0x204>
 80018a6:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 80018aa:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80018ae:	eddf 0a15 	vldr	s1, [pc, #84]	; 8001904 <UART_Task+0x204>
 80018b2:	eeb0 0a67 	vmov.f32	s0, s15
 80018b6:	2001      	movs	r0, #1
 80018b8:	f001 fc44 	bl	8003144 <pack_TX>
			}

			for( int i = 0; i<USART1_RX_CNT; i ++){
 80018bc:	2300      	movs	r3, #0
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	e007      	b.n	80018d2 <UART_Task+0x1d2>
				USART1_RX_BUF[i] = 0;
 80018c2:	4a0f      	ldr	r2, [pc, #60]	; (8001900 <UART_Task+0x200>)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4413      	add	r3, r2
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
			for( int i = 0; i<USART1_RX_CNT; i ++){
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	3301      	adds	r3, #1
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <UART_Task+0x208>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d3f2      	bcc.n	80018c2 <UART_Task+0x1c2>
			}
			USART1_RX_CNT = 0;
 80018dc:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <UART_Task+0x208>)
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
			USART1_RX_FLAG = 0;
 80018e2:	4b06      	ldr	r3, [pc, #24]	; (80018fc <UART_Task+0x1fc>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(2);
 80018e8:	2002      	movs	r0, #2
 80018ea:	f006 f85c 	bl	80079a6 <osDelay>
	  if(CAN_FLAG){
 80018ee:	e70c      	b.n	800170a <UART_Task+0xa>
 80018f0:	200008ce 	.word	0x200008ce
 80018f4:	2000111c 	.word	0x2000111c
 80018f8:	0800da20 	.word	0x0800da20
 80018fc:	20000db0 	.word	0x20000db0
 8001900:	20000ce8 	.word	0x20000ce8
 8001904:	00000000 	.word	0x00000000
 8001908:	20000db4 	.word	0x20000db4

0800190c <GAIT_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GAIT_Task */
void GAIT_Task(void const * argument)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GAIT_Task */
  /* Infinite loop */
  for(;;)
  {
	  if(stand_flag){
 8001914:	4b2e      	ldr	r3, [pc, #184]	; (80019d0 <GAIT_Task+0xc4>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d02e      	beq.n	800197a <GAIT_Task+0x6e>
		  motor1.p_des = stand_trajectory[tra_cnt][0];
 800191c:	4b2d      	ldr	r3, [pc, #180]	; (80019d4 <GAIT_Task+0xc8>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a2d      	ldr	r2, [pc, #180]	; (80019d8 <GAIT_Task+0xcc>)
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	4413      	add	r3, r2
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a2c      	ldr	r2, [pc, #176]	; (80019dc <GAIT_Task+0xd0>)
 800192a:	6113      	str	r3, [r2, #16]
		  motor2.p_des = stand_trajectory[tra_cnt][1];
 800192c:	4b29      	ldr	r3, [pc, #164]	; (80019d4 <GAIT_Task+0xc8>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a29      	ldr	r2, [pc, #164]	; (80019d8 <GAIT_Task+0xcc>)
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4413      	add	r3, r2
 8001936:	3304      	adds	r3, #4
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a29      	ldr	r2, [pc, #164]	; (80019e0 <GAIT_Task+0xd4>)
 800193c:	6113      	str	r3, [r2, #16]
		  tra_cnt ++;
 800193e:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <GAIT_Task+0xc8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	4a23      	ldr	r2, [pc, #140]	; (80019d4 <GAIT_Task+0xc8>)
 8001946:	6013      	str	r3, [r2, #0]
		  test_cnt++;
 8001948:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <GAIT_Task+0xd8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3301      	adds	r3, #1
 800194e:	4a25      	ldr	r2, [pc, #148]	; (80019e4 <GAIT_Task+0xd8>)
 8001950:	6013      	str	r3, [r2, #0]
		  if(tra_cnt == 100){
 8001952:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <GAIT_Task+0xc8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2b64      	cmp	r3, #100	; 0x64
 8001958:	d108      	bne.n	800196c <GAIT_Task+0x60>
			  tra_cnt = 0;
 800195a:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <GAIT_Task+0xc8>)
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
			  stand_flag = 0;
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <GAIT_Task+0xc4>)
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
			  swing_flag = 1;
 8001966:	4b20      	ldr	r3, [pc, #128]	; (80019e8 <GAIT_Task+0xdc>)
 8001968:	2201      	movs	r2, #1
 800196a:	601a      	str	r2, [r3, #0]
		  }
		  if(test_cnt == 10){
 800196c:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <GAIT_Task+0xd8>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b0a      	cmp	r3, #10
 8001972:	d102      	bne.n	800197a <GAIT_Task+0x6e>
			  test_cnt = 0;
 8001974:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <GAIT_Task+0xd8>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(swing_flag){
 800197a:	4b1b      	ldr	r3, [pc, #108]	; (80019e8 <GAIT_Task+0xdc>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d022      	beq.n	80019c8 <GAIT_Task+0xbc>
		  motor1.p_des = swing_trajectory[tra_cnt][0];
 8001982:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <GAIT_Task+0xc8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a19      	ldr	r2, [pc, #100]	; (80019ec <GAIT_Task+0xe0>)
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	4413      	add	r3, r2
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a13      	ldr	r2, [pc, #76]	; (80019dc <GAIT_Task+0xd0>)
 8001990:	6113      	str	r3, [r2, #16]
		  motor2.p_des = swing_trajectory[tra_cnt][1];
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <GAIT_Task+0xc8>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a15      	ldr	r2, [pc, #84]	; (80019ec <GAIT_Task+0xe0>)
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	4413      	add	r3, r2
 800199c:	3304      	adds	r3, #4
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a0f      	ldr	r2, [pc, #60]	; (80019e0 <GAIT_Task+0xd4>)
 80019a2:	6113      	str	r3, [r2, #16]
		  tra_cnt ++;
 80019a4:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <GAIT_Task+0xc8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	3301      	adds	r3, #1
 80019aa:	4a0a      	ldr	r2, [pc, #40]	; (80019d4 <GAIT_Task+0xc8>)
 80019ac:	6013      	str	r3, [r2, #0]
		  if(tra_cnt == 100){
 80019ae:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <GAIT_Task+0xc8>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b64      	cmp	r3, #100	; 0x64
 80019b4:	d108      	bne.n	80019c8 <GAIT_Task+0xbc>
			  tra_cnt = 0;
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <GAIT_Task+0xc8>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
			  stand_flag = 1;
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <GAIT_Task+0xc4>)
 80019be:	2201      	movs	r2, #1
 80019c0:	601a      	str	r2, [r3, #0]
			  swing_flag = 0;
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <GAIT_Task+0xdc>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
		  }
	  }

      osDelay(10);
 80019c8:	200a      	movs	r0, #10
 80019ca:	f005 ffec 	bl	80079a6 <osDelay>
	  if(stand_flag){
 80019ce:	e7a1      	b.n	8001914 <GAIT_Task+0x8>
 80019d0:	20000008 	.word	0x20000008
 80019d4:	20000004 	.word	0x20000004
 80019d8:	2000000c 	.word	0x2000000c
 80019dc:	2000111c 	.word	0x2000111c
 80019e0:	20001140 	.word	0x20001140
 80019e4:	200011b0 	.word	0x200011b0
 80019e8:	200011ac 	.word	0x200011ac
 80019ec:	20000334 	.word	0x20000334

080019f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b30      	ldr	r3, [pc, #192]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a2f      	ldr	r2, [pc, #188]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b2d      	ldr	r3, [pc, #180]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b29      	ldr	r3, [pc, #164]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a28      	ldr	r2, [pc, #160]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b26      	ldr	r3, [pc, #152]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	4b22      	ldr	r3, [pc, #136]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a21      	ldr	r2, [pc, #132]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a1a      	ldr	r2, [pc, #104]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b18      	ldr	r3, [pc, #96]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Cylinder_GPIO_Port, Cylinder_Pin, GPIO_PIN_RESET);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2101      	movs	r1, #1
 8001a7a:	4815      	ldr	r0, [pc, #84]	; (8001ad0 <MX_GPIO_Init+0xe0>)
 8001a7c:	f003 fab4 	bl	8004fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2118      	movs	r1, #24
 8001a84:	4813      	ldr	r0, [pc, #76]	; (8001ad4 <MX_GPIO_Init+0xe4>)
 8001a86:	f003 faaf 	bl	8004fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Cylinder_Pin;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a96:	2300      	movs	r3, #0
 8001a98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Cylinder_GPIO_Port, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	480b      	ldr	r0, [pc, #44]	; (8001ad0 <MX_GPIO_Init+0xe0>)
 8001aa2:	f003 f905 	bl	8004cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001aa6:	2318      	movs	r3, #24
 8001aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <MX_GPIO_Init+0xe4>)
 8001abe:	f003 f8f7 	bl	8004cb0 <HAL_GPIO_Init>

}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020800 	.word	0x40020800
 8001ad4:	40020400 	.word	0x40020400

08001ad8 <DmaPrintf>:
//	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
//	return ch;
//}

void DmaPrintf(const char *format,...)
{
 8001ad8:	b40f      	push	{r0, r1, r2, r3}
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
	uint16_t len;
	va_list args;
	va_start(args,format);
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	603b      	str	r3, [r7, #0]
	len = vsnprintf((char*)USART1_TX_BUF,sizeof(USART1_TX_BUF)+1,(char*)format,args);
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	21c9      	movs	r1, #201	; 0xc9
 8001aec:	4808      	ldr	r0, [pc, #32]	; (8001b10 <DmaPrintf+0x38>)
 8001aee:	f008 ff83 	bl	800a9f8 <vsniprintf>
 8001af2:	4603      	mov	r3, r0
 8001af4:	80fb      	strh	r3, [r7, #6]
	va_end(args);
	HAL_UART_Transmit_DMA(&huart1, USART1_TX_BUF, len);
 8001af6:	88fb      	ldrh	r3, [r7, #6]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4905      	ldr	r1, [pc, #20]	; (8001b10 <DmaPrintf+0x38>)
 8001afc:	4805      	ldr	r0, [pc, #20]	; (8001b14 <DmaPrintf+0x3c>)
 8001afe:	f004 fe97 	bl	8006830 <HAL_UART_Transmit_DMA>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b0c:	b004      	add	sp, #16
 8001b0e:	4770      	bx	lr
 8001b10:	20000dbc 	.word	0x20000dbc
 8001b14:	20000e84 	.word	0x20000e84

08001b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1c:	f001 fd1c 	bl	8003558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b20:	f000 f828 	bl	8001b74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b24:	f7ff ff64 	bl	80019f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b28:	f7ff fcc0 	bl	80014ac <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001b2c:	f000 fc3c 	bl	80023a8 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001b30:	f7ff fa62 	bl	8000ff8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001b34:	f7ff fae6 	bl	8001104 <MX_CAN2_Init>
  MX_SPI3_Init();
 8001b38:	f000 f8d6 	bl	8001ce8 <MX_SPI3_Init>
  MX_SPI2_Init();
 8001b3c:	f000 f89c 	bl	8001c78 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 8001b40:	2064      	movs	r0, #100	; 0x64
 8001b42:	f001 fd4b 	bl	80035dc <HAL_Delay>
  DS33_Init();
 8001b46:	f000 fe2d 	bl	80027a4 <DS33_Init>
  HAL_Delay(100);
 8001b4a:	2064      	movs	r0, #100	; 0x64
 8001b4c:	f001 fd46 	bl	80035dc <HAL_Delay>
  icm20602_init();
 8001b50:	f000 fedc 	bl	800290c <icm20602_init>
  HAL_UART_Receive_IT(&huart1,USART1_RX_TEMP, sizeof(USART1_RX_TEMP)); //????
 8001b54:	2201      	movs	r2, #1
 8001b56:	4905      	ldr	r1, [pc, #20]	; (8001b6c <main+0x54>)
 8001b58:	4805      	ldr	r0, [pc, #20]	; (8001b70 <main+0x58>)
 8001b5a:	f004 fe38 	bl	80067ce <HAL_UART_Receive_IT>
  motor_init();
 8001b5e:	f001 f931 	bl	8002dc4 <motor_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001b62:	f7ff fd19 	bl	8001598 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001b66:	f005 fecb 	bl	8007900 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b6a:	e7fe      	b.n	8001b6a <main+0x52>
 8001b6c:	20000db8 	.word	0x20000db8
 8001b70:	20000e84 	.word	0x20000e84

08001b74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b094      	sub	sp, #80	; 0x50
 8001b78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b7a:	f107 0320 	add.w	r3, r7, #32
 8001b7e:	2230      	movs	r2, #48	; 0x30
 8001b80:	2100      	movs	r1, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f007 f92a 	bl	8008ddc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b88:	f107 030c 	add.w	r3, r7, #12
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <SystemClock_Config+0xcc>)
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	4a27      	ldr	r2, [pc, #156]	; (8001c40 <SystemClock_Config+0xcc>)
 8001ba2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba8:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <SystemClock_Config+0xcc>)
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <SystemClock_Config+0xd0>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a21      	ldr	r2, [pc, #132]	; (8001c44 <SystemClock_Config+0xd0>)
 8001bbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	4b1f      	ldr	r3, [pc, #124]	; (8001c44 <SystemClock_Config+0xd0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bcc:	607b      	str	r3, [r7, #4]
 8001bce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bde:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001be2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001be4:	2304      	movs	r3, #4
 8001be6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001be8:	2390      	movs	r3, #144	; 0x90
 8001bea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001bec:	2304      	movs	r3, #4
 8001bee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bf0:	2304      	movs	r3, #4
 8001bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bf4:	f107 0320 	add.w	r3, r7, #32
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f003 fa0f 	bl	800501c <HAL_RCC_OscConfig>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c04:	f000 f832 	bl	8001c6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c08:	230f      	movs	r3, #15
 8001c0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	2102      	movs	r1, #2
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 fc70 	bl	800550c <HAL_RCC_ClockConfig>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c32:	f000 f81b 	bl	8001c6c <Error_Handler>
  }
}
 8001c36:	bf00      	nop
 8001c38:	3750      	adds	r7, #80	; 0x50
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40007000 	.word	0x40007000

08001c48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a04      	ldr	r2, [pc, #16]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d101      	bne.n	8001c5e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c5a:	f001 fc9f 	bl	800359c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40010000 	.word	0x40010000

08001c6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c70:	b672      	cpsid	i
}
 8001c72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c74:	e7fe      	b.n	8001c74 <Error_Handler+0x8>
	...

08001c78 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001c7c:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001c7e:	4a18      	ldr	r2, [pc, #96]	; (8001ce0 <MX_SPI2_Init+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001c82:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c88:	4b14      	ldr	r3, [pc, #80]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c8e:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ca0:	4b0e      	ldr	r3, [pc, #56]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001ca2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ca6:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001cba:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001cbc:	220a      	movs	r2, #10
 8001cbe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001cc0:	4806      	ldr	r0, [pc, #24]	; (8001cdc <MX_SPI2_Init+0x64>)
 8001cc2:	f003 fe75 	bl	80059b0 <HAL_SPI_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <MX_SPI2_Init+0x5a>
  {
    Error_Handler();
 8001ccc:	f7ff ffce 	bl	8001c6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  else printf("\nSPI2 start success!!!\n");
  /* USER CODE END SPI2_Init 2 */

}
 8001cd0:	e002      	b.n	8001cd8 <MX_SPI2_Init+0x60>
  else printf("\nSPI2 start success!!!\n");
 8001cd2:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <MX_SPI2_Init+0x6c>)
 8001cd4:	f007 ff8a 	bl	8009bec <puts>
}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000bec 	.word	0x20000bec
 8001ce0:	40003800 	.word	0x40003800
 8001ce4:	0800da34 	.word	0x0800da34

08001ce8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001cec:	4b19      	ldr	r3, [pc, #100]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001cee:	4a1a      	ldr	r2, [pc, #104]	; (8001d58 <MX_SPI3_Init+0x70>)
 8001cf0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001cf2:	4b18      	ldr	r3, [pc, #96]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001cf4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cf8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001cfa:	4b16      	ldr	r3, [pc, #88]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d00:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d06:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d18:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d1c:	2218      	movs	r2, #24
 8001d1e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d20:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d26:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001d32:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d34:	220a      	movs	r2, #10
 8001d36:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001d38:	4806      	ldr	r0, [pc, #24]	; (8001d54 <MX_SPI3_Init+0x6c>)
 8001d3a:	f003 fe39 	bl	80059b0 <HAL_SPI_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d002      	beq.n	8001d4a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001d44:	f7ff ff92 	bl	8001c6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  else printf("\nSPI3 start success!!!\n");
  /* USER CODE END SPI3_Init 2 */

}
 8001d48:	e002      	b.n	8001d50 <MX_SPI3_Init+0x68>
  else printf("\nSPI3 start success!!!\n");
 8001d4a:	4804      	ldr	r0, [pc, #16]	; (8001d5c <MX_SPI3_Init+0x74>)
 8001d4c:	f007 ff4e 	bl	8009bec <puts>
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000c44 	.word	0x20000c44
 8001d58:	40003c00 	.word	0x40003c00
 8001d5c:	0800da4c 	.word	0x0800da4c

08001d60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08c      	sub	sp, #48	; 0x30
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 031c 	add.w	r3, r7, #28
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a37      	ldr	r2, [pc, #220]	; (8001e5c <HAL_SPI_MspInit+0xfc>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d135      	bne.n	8001dee <HAL_SPI_MspInit+0x8e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	4b36      	ldr	r3, [pc, #216]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	4a35      	ldr	r2, [pc, #212]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d90:	6413      	str	r3, [r2, #64]	; 0x40
 8001d92:	4b33      	ldr	r3, [pc, #204]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	4b2f      	ldr	r3, [pc, #188]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a2e      	ldr	r2, [pc, #184]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b2c      	ldr	r3, [pc, #176]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001dba:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dcc:	2305      	movs	r3, #5
 8001dce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd0:	f107 031c 	add.w	r3, r7, #28
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4823      	ldr	r0, [pc, #140]	; (8001e64 <HAL_SPI_MspInit+0x104>)
 8001dd8:	f002 ff6a 	bl	8004cb0 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2105      	movs	r1, #5
 8001de0:	2024      	movs	r0, #36	; 0x24
 8001de2:	f002 fb39 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001de6:	2024      	movs	r0, #36	; 0x24
 8001de8:	f002 fb52 	bl	8004490 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001dec:	e031      	b.n	8001e52 <HAL_SPI_MspInit+0xf2>
  else if(spiHandle->Instance==SPI3)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a1d      	ldr	r2, [pc, #116]	; (8001e68 <HAL_SPI_MspInit+0x108>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d12c      	bne.n	8001e52 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e00:	4a17      	ldr	r2, [pc, #92]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001e02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e06:	6413      	str	r3, [r2, #64]	; 0x40
 8001e08:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1c:	4a10      	ldr	r2, [pc, #64]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001e1e:	f043 0304 	orr.w	r3, r3, #4
 8001e22:	6313      	str	r3, [r2, #48]	; 0x30
 8001e24:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <HAL_SPI_MspInit+0x100>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001e30:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e36:	2302      	movs	r3, #2
 8001e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e42:	2306      	movs	r3, #6
 8001e44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e46:	f107 031c 	add.w	r3, r7, #28
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4807      	ldr	r0, [pc, #28]	; (8001e6c <HAL_SPI_MspInit+0x10c>)
 8001e4e:	f002 ff2f 	bl	8004cb0 <HAL_GPIO_Init>
}
 8001e52:	bf00      	nop
 8001e54:	3730      	adds	r7, #48	; 0x30
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40003800 	.word	0x40003800
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40020400 	.word	0x40020400
 8001e68:	40003c00 	.word	0x40003c00
 8001e6c:	40020800 	.word	0x40020800

08001e70 <Spi_RW>:
}

/* USER CODE BEGIN 1 */

uint8_t Spi_RW(uint8_t Txdata)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
//	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) == RESET);
//	SPI_I2S_SendData(SPI3, dat);
//	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE) == RESET);
//	return SPI_I2S_ReceiveData(SPI3);
	uint8_t Rxdata;
	if(HAL_SPI_TransmitReceive(&hspi3,&Txdata,&Rxdata,1,1000) == HAL_OK)
 8001e7a:	f107 020f 	add.w	r2, r7, #15
 8001e7e:	1df9      	adds	r1, r7, #7
 8001e80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2301      	movs	r3, #1
 8001e88:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <Spi_RW+0x38>)
 8001e8a:	f003 fe1a 	bl	8005ac2 <HAL_SPI_TransmitReceive>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <Spi_RW+0x28>
	{
		return Rxdata;
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
 8001e96:	e003      	b.n	8001ea0 <Spi_RW+0x30>
	}
	else
		printf("\nSPI receive failed!!!\n");
 8001e98:	4804      	ldr	r0, [pc, #16]	; (8001eac <Spi_RW+0x3c>)
 8001e9a:	f007 fea7 	bl	8009bec <puts>
	return 9;
 8001e9e:	2309      	movs	r3, #9
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20000c44 	.word	0x20000c44
 8001eac:	0800da64 	.word	0x0800da64

08001eb0 <SPI_CS>:
        pData[i] = Spi_RW(0);
    }
}

void SPI_CS(uint8_t sel,uint8_t set)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	2120      	movs	r1, #32
 8001ec4:	4841      	ldr	r0, [pc, #260]	; (8001fcc <SPI_CS+0x11c>)
 8001ec6:	f003 f88f 	bl	8004fe8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ed0:	483e      	ldr	r0, [pc, #248]	; (8001fcc <SPI_CS+0x11c>)
 8001ed2:	f003 f889 	bl	8004fe8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_SET);
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001edc:	483b      	ldr	r0, [pc, #236]	; (8001fcc <SPI_CS+0x11c>)
 8001ede:	f003 f883 	bl	8004fe8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ee8:	4839      	ldr	r0, [pc, #228]	; (8001fd0 <SPI_CS+0x120>)
 8001eea:	f003 f87d 	bl	8004fe8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2110      	movs	r1, #16
 8001ef2:	4838      	ldr	r0, [pc, #224]	; (8001fd4 <SPI_CS+0x124>)
 8001ef4:	f003 f878 	bl	8004fe8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001ef8:	2001      	movs	r0, #1
 8001efa:	f001 fb6f 	bl	80035dc <HAL_Delay>
switch(sel)
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	d85e      	bhi.n	8001fc2 <SPI_CS+0x112>
 8001f04:	a201      	add	r2, pc, #4	; (adr r2, 8001f0c <SPI_CS+0x5c>)
 8001f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f0a:	bf00      	nop
 8001f0c:	08001f21 	.word	0x08001f21
 8001f10:	08001f3f 	.word	0x08001f3f
 8001f14:	08001f5d 	.word	0x08001f5d
 8001f18:	08001f7f 	.word	0x08001f7f
 8001f1c:	08001fa1 	.word	0x08001fa1
{
	case MPU9250:
		if(set)
 8001f20:	79bb      	ldrb	r3, [r7, #6]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d005      	beq.n	8001f32 <SPI_CS+0x82>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	2120      	movs	r1, #32
 8001f2a:	4828      	ldr	r0, [pc, #160]	; (8001fcc <SPI_CS+0x11c>)
 8001f2c:	f003 f85c 	bl	8004fe8 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
		break;
 8001f30:	e047      	b.n	8001fc2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2120      	movs	r1, #32
 8001f36:	4825      	ldr	r0, [pc, #148]	; (8001fcc <SPI_CS+0x11c>)
 8001f38:	f003 f856 	bl	8004fe8 <HAL_GPIO_WritePin>
		break;
 8001f3c:	e041      	b.n	8001fc2 <SPI_CS+0x112>
	case NRF2401:
		if(set)
 8001f3e:	79bb      	ldrb	r3, [r7, #6]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <SPI_CS+0xa0>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8001f44:	2201      	movs	r2, #1
 8001f46:	2110      	movs	r1, #16
 8001f48:	4822      	ldr	r0, [pc, #136]	; (8001fd4 <SPI_CS+0x124>)
 8001f4a:	f003 f84d 	bl	8004fe8 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
		break;
 8001f4e:	e038      	b.n	8001fc2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	2110      	movs	r1, #16
 8001f54:	481f      	ldr	r0, [pc, #124]	; (8001fd4 <SPI_CS+0x124>)
 8001f56:	f003 f847 	bl	8004fe8 <HAL_GPIO_WritePin>
		break;
 8001f5a:	e032      	b.n	8001fc2 <SPI_CS+0x112>
	case MS5611:
		if(set)
 8001f5c:	79bb      	ldrb	r3, [r7, #6]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d006      	beq.n	8001f70 <SPI_CS+0xc0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);
 8001f62:	2201      	movs	r2, #1
 8001f64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f68:	4819      	ldr	r0, [pc, #100]	; (8001fd0 <SPI_CS+0x120>)
 8001f6a:	f003 f83d 	bl	8004fe8 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);
		break;
 8001f6e:	e028      	b.n	8001fc2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);
 8001f70:	2200      	movs	r2, #0
 8001f72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f76:	4816      	ldr	r0, [pc, #88]	; (8001fd0 <SPI_CS+0x120>)
 8001f78:	f003 f836 	bl	8004fe8 <HAL_GPIO_WritePin>
		break;
 8001f7c:	e021      	b.n	8001fc2 <SPI_CS+0x112>
	case CS_FLASH:
		if(set)
 8001f7e:	79bb      	ldrb	r3, [r7, #6]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d006      	beq.n	8001f92 <SPI_CS+0xe2>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 8001f84:	2201      	movs	r2, #1
 8001f86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f8a:	4810      	ldr	r0, [pc, #64]	; (8001fcc <SPI_CS+0x11c>)
 8001f8c:	f003 f82c 	bl	8004fe8 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
		break;
 8001f90:	e017      	b.n	8001fc2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
 8001f92:	2200      	movs	r2, #0
 8001f94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f98:	480c      	ldr	r0, [pc, #48]	; (8001fcc <SPI_CS+0x11c>)
 8001f9a:	f003 f825 	bl	8004fe8 <HAL_GPIO_WritePin>
		break;
 8001f9e:	e010      	b.n	8001fc2 <SPI_CS+0x112>
	case CS_LIS:
		if(set)
 8001fa0:	79bb      	ldrb	r3, [r7, #6]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d006      	beq.n	8001fb4 <SPI_CS+0x104>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_SET);
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fac:	4807      	ldr	r0, [pc, #28]	; (8001fcc <SPI_CS+0x11c>)
 8001fae:	f003 f81b 	bl	8004fe8 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_RESET);
		break;
 8001fb2:	e005      	b.n	8001fc0 <SPI_CS+0x110>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_RESET);
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fba:	4804      	ldr	r0, [pc, #16]	; (8001fcc <SPI_CS+0x11c>)
 8001fbc:	f003 f814 	bl	8004fe8 <HAL_GPIO_WritePin>
		break;
 8001fc0:	bf00      	nop
}
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40020000 	.word	0x40020000
 8001fd0:	40020400 	.word	0x40020400
 8001fd4:	40020800 	.word	0x40020800

08001fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_MspInit+0x54>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a11      	ldr	r2, [pc, #68]	; (800202c <HAL_MspInit+0x54>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
 8001fee:	4b0f      	ldr	r3, [pc, #60]	; (800202c <HAL_MspInit+0x54>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_MspInit+0x54>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a0a      	ldr	r2, [pc, #40]	; (800202c <HAL_MspInit+0x54>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_MspInit+0x54>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002016:	2200      	movs	r2, #0
 8002018:	210f      	movs	r1, #15
 800201a:	f06f 0001 	mvn.w	r0, #1
 800201e:	f002 fa1b 	bl	8004458 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800

08002030 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	; 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002038:	2300      	movs	r3, #0
 800203a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800203c:	2300      	movs	r3, #0
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	60bb      	str	r3, [r7, #8]
 8002044:	4b2f      	ldr	r3, [pc, #188]	; (8002104 <HAL_InitTick+0xd4>)
 8002046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002048:	4a2e      	ldr	r2, [pc, #184]	; (8002104 <HAL_InitTick+0xd4>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6453      	str	r3, [r2, #68]	; 0x44
 8002050:	4b2c      	ldr	r3, [pc, #176]	; (8002104 <HAL_InitTick+0xd4>)
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800205c:	f107 020c 	add.w	r2, r7, #12
 8002060:	f107 0310 	add.w	r3, r7, #16
 8002064:	4611      	mov	r1, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f003 fc70 	bl	800594c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800206c:	f003 fc5a 	bl	8005924 <HAL_RCC_GetPCLK2Freq>
 8002070:	4603      	mov	r3, r0
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002078:	4a23      	ldr	r2, [pc, #140]	; (8002108 <HAL_InitTick+0xd8>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	0c9b      	lsrs	r3, r3, #18
 8002080:	3b01      	subs	r3, #1
 8002082:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002084:	4b21      	ldr	r3, [pc, #132]	; (800210c <HAL_InitTick+0xdc>)
 8002086:	4a22      	ldr	r2, [pc, #136]	; (8002110 <HAL_InitTick+0xe0>)
 8002088:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800208a:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_InitTick+0xdc>)
 800208c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002090:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002092:	4a1e      	ldr	r2, [pc, #120]	; (800210c <HAL_InitTick+0xdc>)
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002098:	4b1c      	ldr	r3, [pc, #112]	; (800210c <HAL_InitTick+0xdc>)
 800209a:	2200      	movs	r2, #0
 800209c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800209e:	4b1b      	ldr	r3, [pc, #108]	; (800210c <HAL_InitTick+0xdc>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a4:	4b19      	ldr	r3, [pc, #100]	; (800210c <HAL_InitTick+0xdc>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80020aa:	4818      	ldr	r0, [pc, #96]	; (800210c <HAL_InitTick+0xdc>)
 80020ac:	f004 f894 	bl	80061d8 <HAL_TIM_Base_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80020b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d11b      	bne.n	80020f6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80020be:	4813      	ldr	r0, [pc, #76]	; (800210c <HAL_InitTick+0xdc>)
 80020c0:	f004 f8e4 	bl	800628c <HAL_TIM_Base_Start_IT>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80020ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d111      	bne.n	80020f6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80020d2:	2019      	movs	r0, #25
 80020d4:	f002 f9dc 	bl	8004490 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b0f      	cmp	r3, #15
 80020dc:	d808      	bhi.n	80020f0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80020de:	2200      	movs	r2, #0
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	2019      	movs	r0, #25
 80020e4:	f002 f9b8 	bl	8004458 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020e8:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <HAL_InitTick+0xe4>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e002      	b.n	80020f6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80020f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3730      	adds	r7, #48	; 0x30
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800
 8002108:	431bde83 	.word	0x431bde83
 800210c:	20000c9c 	.word	0x20000c9c
 8002110:	40010000 	.word	0x40010000
 8002114:	2000065c 	.word	0x2000065c

08002118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800211c:	e7fe      	b.n	800211c <NMI_Handler+0x4>

0800211e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002122:	e7fe      	b.n	8002122 <HardFault_Handler+0x4>

08002124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002128:	e7fe      	b.n	8002128 <MemManage_Handler+0x4>

0800212a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212e:	e7fe      	b.n	800212e <BusFault_Handler+0x4>

08002130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002134:	e7fe      	b.n	8002134 <UsageFault_Handler+0x4>

08002136 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002148:	4802      	ldr	r0, [pc, #8]	; (8002154 <CAN1_RX0_IRQHandler+0x10>)
 800214a:	f001 fe9e 	bl	8003e8a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	200008d0 	.word	0x200008d0

08002158 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800215c:	4802      	ldr	r0, [pc, #8]	; (8002168 <CAN1_RX1_IRQHandler+0x10>)
 800215e:	f001 fe94 	bl	8003e8a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200008d0 	.word	0x200008d0

0800216c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002170:	4802      	ldr	r0, [pc, #8]	; (800217c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002172:	f004 f8fb 	bl	800636c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	20000c9c 	.word	0x20000c9c

08002180 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002184:	4802      	ldr	r0, [pc, #8]	; (8002190 <SPI2_IRQHandler+0x10>)
 8002186:	f003 fe3f 	bl	8005e08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000bec 	.word	0x20000bec

08002194 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002198:	4802      	ldr	r0, [pc, #8]	; (80021a4 <USART1_IRQHandler+0x10>)
 800219a:	f004 fbc7 	bl	800692c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000e84 	.word	0x20000e84

080021a8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80021ac:	4802      	ldr	r0, [pc, #8]	; (80021b8 <DMA2_Stream2_IRQHandler+0x10>)
 80021ae:	f002 fb15 	bl	80047dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000ec8 	.word	0x20000ec8

080021bc <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80021c0:	4802      	ldr	r0, [pc, #8]	; (80021cc <CAN2_RX0_IRQHandler+0x10>)
 80021c2:	f001 fe62 	bl	8003e8a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200008f8 	.word	0x200008f8

080021d0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80021d4:	4802      	ldr	r0, [pc, #8]	; (80021e0 <CAN2_RX1_IRQHandler+0x10>)
 80021d6:	f001 fe58 	bl	8003e8a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200008f8 	.word	0x200008f8

080021e4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <DMA2_Stream7_IRQHandler+0x10>)
 80021ea:	f002 faf7 	bl	80047dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000f28 	.word	0x20000f28

080021f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
	return 1;
 80021fc:	2301      	movs	r3, #1
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <_kill>:

int _kill(int pid, int sig)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002212:	f006 fdab 	bl	8008d6c <__errno>
 8002216:	4603      	mov	r3, r0
 8002218:	2216      	movs	r2, #22
 800221a:	601a      	str	r2, [r3, #0]
	return -1;
 800221c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <_exit>:

void _exit (int status)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002230:	f04f 31ff 	mov.w	r1, #4294967295
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ffe7 	bl	8002208 <_kill>
	while (1) {}		/* Make sure we hang here */
 800223a:	e7fe      	b.n	800223a <_exit+0x12>

0800223c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	e00a      	b.n	8002264 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800224e:	f3af 8000 	nop.w
 8002252:	4601      	mov	r1, r0
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	60ba      	str	r2, [r7, #8]
 800225a:	b2ca      	uxtb	r2, r1
 800225c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	3301      	adds	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	429a      	cmp	r2, r3
 800226a:	dbf0      	blt.n	800224e <_read+0x12>
	}

return len;
 800226c:	687b      	ldr	r3, [r7, #4]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	e009      	b.n	800229c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	60ba      	str	r2, [r7, #8]
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	3301      	adds	r3, #1
 800229a:	617b      	str	r3, [r7, #20]
 800229c:	697a      	ldr	r2, [r7, #20]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	dbf1      	blt.n	8002288 <_write+0x12>
	}
	return len;
 80022a4:	687b      	ldr	r3, [r7, #4]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <_close>:

int _close(int file)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
	return -1;
 80022b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
 80022ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022d6:	605a      	str	r2, [r3, #4]
	return 0;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <_isatty>:

int _isatty(int file)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
	return 1;
 80022ee:	2301      	movs	r3, #1
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
	return 0;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002320:	4a14      	ldr	r2, [pc, #80]	; (8002374 <_sbrk+0x5c>)
 8002322:	4b15      	ldr	r3, [pc, #84]	; (8002378 <_sbrk+0x60>)
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800232c:	4b13      	ldr	r3, [pc, #76]	; (800237c <_sbrk+0x64>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d102      	bne.n	800233a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002334:	4b11      	ldr	r3, [pc, #68]	; (800237c <_sbrk+0x64>)
 8002336:	4a12      	ldr	r2, [pc, #72]	; (8002380 <_sbrk+0x68>)
 8002338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800233a:	4b10      	ldr	r3, [pc, #64]	; (800237c <_sbrk+0x64>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	429a      	cmp	r2, r3
 8002346:	d207      	bcs.n	8002358 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002348:	f006 fd10 	bl	8008d6c <__errno>
 800234c:	4603      	mov	r3, r0
 800234e:	220c      	movs	r2, #12
 8002350:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295
 8002356:	e009      	b.n	800236c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <_sbrk+0x64>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800235e:	4b07      	ldr	r3, [pc, #28]	; (800237c <_sbrk+0x64>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	4a05      	ldr	r2, [pc, #20]	; (800237c <_sbrk+0x64>)
 8002368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800236a:	68fb      	ldr	r3, [r7, #12]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20020000 	.word	0x20020000
 8002378:	00000400 	.word	0x00000400
 800237c:	20000ce4 	.word	0x20000ce4
 8002380:	20004f20 	.word	0x20004f20

08002384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <SystemInit+0x20>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238e:	4a05      	ldr	r2, [pc, #20]	; (80023a4 <SystemInit+0x20>)
 8002390:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002394:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023ac:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023ae:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <MX_USART1_UART_Init+0x50>)
 80023b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023c0:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023ce:	220c      	movs	r2, #12
 80023d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023de:	4805      	ldr	r0, [pc, #20]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023e0:	f004 f9a8 	bl	8006734 <HAL_UART_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023ea:	f7ff fc3f 	bl	8001c6c <Error_Handler>
  /* USER CODE BEGIN USART1_Init 2 */
//  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
//  HAL_UART_Receive_DMA(&huart1,USART1_RX_BUF,BUFFER_SIZE);
  /* USER CODE END USART1_Init 2 */

}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000e84 	.word	0x20000e84
 80023f8:	40011000 	.word	0x40011000

080023fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	; 0x28
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a4d      	ldr	r2, [pc, #308]	; (8002550 <HAL_UART_MspInit+0x154>)
 800241a:	4293      	cmp	r3, r2
 800241c:	f040 8093 	bne.w	8002546 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002420:	2300      	movs	r3, #0
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	4b4b      	ldr	r3, [pc, #300]	; (8002554 <HAL_UART_MspInit+0x158>)
 8002426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002428:	4a4a      	ldr	r2, [pc, #296]	; (8002554 <HAL_UART_MspInit+0x158>)
 800242a:	f043 0310 	orr.w	r3, r3, #16
 800242e:	6453      	str	r3, [r2, #68]	; 0x44
 8002430:	4b48      	ldr	r3, [pc, #288]	; (8002554 <HAL_UART_MspInit+0x158>)
 8002432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002434:	f003 0310 	and.w	r3, r3, #16
 8002438:	613b      	str	r3, [r7, #16]
 800243a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	4b44      	ldr	r3, [pc, #272]	; (8002554 <HAL_UART_MspInit+0x158>)
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	4a43      	ldr	r2, [pc, #268]	; (8002554 <HAL_UART_MspInit+0x158>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	6313      	str	r3, [r2, #48]	; 0x30
 800244c:	4b41      	ldr	r3, [pc, #260]	; (8002554 <HAL_UART_MspInit+0x158>)
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002458:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800245c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245e:	2302      	movs	r3, #2
 8002460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002466:	2303      	movs	r3, #3
 8002468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800246a:	2307      	movs	r3, #7
 800246c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246e:	f107 0314 	add.w	r3, r7, #20
 8002472:	4619      	mov	r1, r3
 8002474:	4838      	ldr	r0, [pc, #224]	; (8002558 <HAL_UART_MspInit+0x15c>)
 8002476:	f002 fc1b 	bl	8004cb0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800247a:	4b38      	ldr	r3, [pc, #224]	; (800255c <HAL_UART_MspInit+0x160>)
 800247c:	4a38      	ldr	r2, [pc, #224]	; (8002560 <HAL_UART_MspInit+0x164>)
 800247e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002480:	4b36      	ldr	r3, [pc, #216]	; (800255c <HAL_UART_MspInit+0x160>)
 8002482:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002486:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002488:	4b34      	ldr	r3, [pc, #208]	; (800255c <HAL_UART_MspInit+0x160>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800248e:	4b33      	ldr	r3, [pc, #204]	; (800255c <HAL_UART_MspInit+0x160>)
 8002490:	2200      	movs	r2, #0
 8002492:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002494:	4b31      	ldr	r3, [pc, #196]	; (800255c <HAL_UART_MspInit+0x160>)
 8002496:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800249a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800249c:	4b2f      	ldr	r3, [pc, #188]	; (800255c <HAL_UART_MspInit+0x160>)
 800249e:	2200      	movs	r2, #0
 80024a0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024a2:	4b2e      	ldr	r3, [pc, #184]	; (800255c <HAL_UART_MspInit+0x160>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80024a8:	4b2c      	ldr	r3, [pc, #176]	; (800255c <HAL_UART_MspInit+0x160>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024ae:	4b2b      	ldr	r3, [pc, #172]	; (800255c <HAL_UART_MspInit+0x160>)
 80024b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80024b4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024b6:	4b29      	ldr	r3, [pc, #164]	; (800255c <HAL_UART_MspInit+0x160>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024bc:	4827      	ldr	r0, [pc, #156]	; (800255c <HAL_UART_MspInit+0x160>)
 80024be:	f001 fff5 	bl	80044ac <HAL_DMA_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80024c8:	f7ff fbd0 	bl	8001c6c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a23      	ldr	r2, [pc, #140]	; (800255c <HAL_UART_MspInit+0x160>)
 80024d0:	639a      	str	r2, [r3, #56]	; 0x38
 80024d2:	4a22      	ldr	r2, [pc, #136]	; (800255c <HAL_UART_MspInit+0x160>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80024d8:	4b22      	ldr	r3, [pc, #136]	; (8002564 <HAL_UART_MspInit+0x168>)
 80024da:	4a23      	ldr	r2, [pc, #140]	; (8002568 <HAL_UART_MspInit+0x16c>)
 80024dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80024de:	4b21      	ldr	r3, [pc, #132]	; (8002564 <HAL_UART_MspInit+0x168>)
 80024e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024e4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024e6:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <HAL_UART_MspInit+0x168>)
 80024e8:	2240      	movs	r2, #64	; 0x40
 80024ea:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ec:	4b1d      	ldr	r3, [pc, #116]	; (8002564 <HAL_UART_MspInit+0x168>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024f2:	4b1c      	ldr	r3, [pc, #112]	; (8002564 <HAL_UART_MspInit+0x168>)
 80024f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024f8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <HAL_UART_MspInit+0x168>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002500:	4b18      	ldr	r3, [pc, #96]	; (8002564 <HAL_UART_MspInit+0x168>)
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002506:	4b17      	ldr	r3, [pc, #92]	; (8002564 <HAL_UART_MspInit+0x168>)
 8002508:	2200      	movs	r2, #0
 800250a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800250c:	4b15      	ldr	r3, [pc, #84]	; (8002564 <HAL_UART_MspInit+0x168>)
 800250e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002512:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <HAL_UART_MspInit+0x168>)
 8002516:	2200      	movs	r2, #0
 8002518:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800251a:	4812      	ldr	r0, [pc, #72]	; (8002564 <HAL_UART_MspInit+0x168>)
 800251c:	f001 ffc6 	bl	80044ac <HAL_DMA_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002526:	f7ff fba1 	bl	8001c6c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a0d      	ldr	r2, [pc, #52]	; (8002564 <HAL_UART_MspInit+0x168>)
 800252e:	635a      	str	r2, [r3, #52]	; 0x34
 8002530:	4a0c      	ldr	r2, [pc, #48]	; (8002564 <HAL_UART_MspInit+0x168>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002536:	2200      	movs	r2, #0
 8002538:	2105      	movs	r1, #5
 800253a:	2025      	movs	r0, #37	; 0x25
 800253c:	f001 ff8c 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002540:	2025      	movs	r0, #37	; 0x25
 8002542:	f001 ffa5 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002546:	bf00      	nop
 8002548:	3728      	adds	r7, #40	; 0x28
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40011000 	.word	0x40011000
 8002554:	40023800 	.word	0x40023800
 8002558:	40020000 	.word	0x40020000
 800255c:	20000ec8 	.word	0x20000ec8
 8002560:	40026440 	.word	0x40026440
 8002564:	20000f28 	.word	0x20000f28
 8002568:	400264b8 	.word	0x400264b8

0800256c <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a0f      	ldr	r2, [pc, #60]	; (80025b4 <HAL_UART_RxCpltCallback+0x48>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d116      	bne.n	80025aa <HAL_UART_RxCpltCallback+0x3e>
	{
		USART1_RX_BUF[USART1_RX_CNT] = USART1_RX_TEMP[0];
 800257c:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <HAL_UART_RxCpltCallback+0x4c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a0e      	ldr	r2, [pc, #56]	; (80025bc <HAL_UART_RxCpltCallback+0x50>)
 8002582:	7811      	ldrb	r1, [r2, #0]
 8002584:	4a0e      	ldr	r2, [pc, #56]	; (80025c0 <HAL_UART_RxCpltCallback+0x54>)
 8002586:	54d1      	strb	r1, [r2, r3]
		USART1_RX_CNT++;
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_UART_RxCpltCallback+0x4c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	3301      	adds	r3, #1
 800258e:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <HAL_UART_RxCpltCallback+0x4c>)
 8002590:	6013      	str	r3, [r2, #0]
		if( 0x0a == USART1_RX_TEMP[0]){
 8002592:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <HAL_UART_RxCpltCallback+0x50>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b0a      	cmp	r3, #10
 8002598:	d102      	bne.n	80025a0 <HAL_UART_RxCpltCallback+0x34>
			USART1_RX_FLAG = 1;
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <HAL_UART_RxCpltCallback+0x58>)
 800259c:	2201      	movs	r2, #1
 800259e:	701a      	strb	r2, [r3, #0]
		}
//		DmaPrintf("11111");
		HAL_UART_Receive_IT(&huart1, USART1_RX_TEMP, sizeof(USART1_RX_TEMP));
 80025a0:	2201      	movs	r2, #1
 80025a2:	4906      	ldr	r1, [pc, #24]	; (80025bc <HAL_UART_RxCpltCallback+0x50>)
 80025a4:	4803      	ldr	r0, [pc, #12]	; (80025b4 <HAL_UART_RxCpltCallback+0x48>)
 80025a6:	f004 f912 	bl	80067ce <HAL_UART_Receive_IT>
	}


}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000e84 	.word	0x20000e84
 80025b8:	20000db4 	.word	0x20000db4
 80025bc:	20000db8 	.word	0x20000db8
 80025c0:	20000ce8 	.word	0x20000ce8
 80025c4:	20000db0 	.word	0x20000db0

080025c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002600 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025cc:	480d      	ldr	r0, [pc, #52]	; (8002604 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025ce:	490e      	ldr	r1, [pc, #56]	; (8002608 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025d0:	4a0e      	ldr	r2, [pc, #56]	; (800260c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d4:	e002      	b.n	80025dc <LoopCopyDataInit>

080025d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025da:	3304      	adds	r3, #4

080025dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e0:	d3f9      	bcc.n	80025d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025e2:	4a0b      	ldr	r2, [pc, #44]	; (8002610 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025e4:	4c0b      	ldr	r4, [pc, #44]	; (8002614 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e8:	e001      	b.n	80025ee <LoopFillZerobss>

080025ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ec:	3204      	adds	r2, #4

080025ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f0:	d3fb      	bcc.n	80025ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025f2:	f7ff fec7 	bl	8002384 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025f6:	f006 fbbf 	bl	8008d78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025fa:	f7ff fa8d 	bl	8001b18 <main>
  bx  lr    
 80025fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002600:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002608:	2000083c 	.word	0x2000083c
  ldr r2, =_sidata
 800260c:	0800dfcc 	.word	0x0800dfcc
  ldr r2, =_sbss
 8002610:	2000083c 	.word	0x2000083c
  ldr r4, =_ebss
 8002614:	20004f1c 	.word	0x20004f1c

08002618 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002618:	e7fe      	b.n	8002618 <ADC_IRQHandler>

0800261a <Lis3mdl_SPI_WR>:
xyz_s16_t data_acc;
xyz_s16_t data_g;
_MEMS mems;

void Lis3mdl_SPI_WR(uint8_t add,uint8_t wrdata,uint8_t sel)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	4603      	mov	r3, r0
 8002622:	71fb      	strb	r3, [r7, #7]
 8002624:	460b      	mov	r3, r1
 8002626:	71bb      	strb	r3, [r7, #6]
 8002628:	4613      	mov	r3, r2
 800262a:	717b      	strb	r3, [r7, #5]
  SPI_CS(sel,0);
 800262c:	797b      	ldrb	r3, [r7, #5]
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff fc3d 	bl	8001eb0 <SPI_CS>
  Spi_RW(add);
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fc19 	bl	8001e70 <Spi_RW>
  Spi_RW(wrdata);
 800263e:	79bb      	ldrb	r3, [r7, #6]
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff fc15 	bl	8001e70 <Spi_RW>
  SPI_CS(sel,1);
 8002646:	797b      	ldrb	r3, [r7, #5]
 8002648:	2101      	movs	r1, #1
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fc30 	bl	8001eb0 <SPI_CS>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <SPI_BufferRead>:


void SPI_BufferRead(uint8_t*buf, uint8_t add, uint8_t len,uint8_t sel)
{
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	4608      	mov	r0, r1
 8002662:	4611      	mov	r1, r2
 8002664:	461a      	mov	r2, r3
 8002666:	4603      	mov	r3, r0
 8002668:	70fb      	strb	r3, [r7, #3]
 800266a:	460b      	mov	r3, r1
 800266c:	70bb      	strb	r3, [r7, #2]
 800266e:	4613      	mov	r3, r2
 8002670:	707b      	strb	r3, [r7, #1]
	uint8_t i=0;
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
	SPI_CS(sel,0);
 8002676:	787b      	ldrb	r3, [r7, #1]
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fc18 	bl	8001eb0 <SPI_CS>
	if(sel!=CS_LIS)
 8002680:	787b      	ldrb	r3, [r7, #1]
 8002682:	2b04      	cmp	r3, #4
 8002684:	d007      	beq.n	8002696 <SPI_BufferRead+0x3e>
		Spi_RW(add|ST_SENSORS_SPI_READ);
 8002686:	78fb      	ldrb	r3, [r7, #3]
 8002688:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800268c:	b2db      	uxtb	r3, r3
 800268e:	4618      	mov	r0, r3
 8002690:	f7ff fbee 	bl	8001e70 <Spi_RW>
 8002694:	e006      	b.n	80026a4 <SPI_BufferRead+0x4c>
	else
		Spi_RW(add|0xC0);
 8002696:	78fb      	ldrb	r3, [r7, #3]
 8002698:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800269c:	b2db      	uxtb	r3, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff fbe6 	bl	8001e70 <Spi_RW>
	for(i=0;i<len;i++)
 80026a4:	2300      	movs	r3, #0
 80026a6:	73fb      	strb	r3, [r7, #15]
 80026a8:	e00a      	b.n	80026c0 <SPI_BufferRead+0x68>
	{
		*buf++ = Spi_RW(0xff);
 80026aa:	687c      	ldr	r4, [r7, #4]
 80026ac:	1c63      	adds	r3, r4, #1
 80026ae:	607b      	str	r3, [r7, #4]
 80026b0:	20ff      	movs	r0, #255	; 0xff
 80026b2:	f7ff fbdd 	bl	8001e70 <Spi_RW>
 80026b6:	4603      	mov	r3, r0
 80026b8:	7023      	strb	r3, [r4, #0]
	for(i=0;i<len;i++)
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	3301      	adds	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
 80026c0:	7bfa      	ldrb	r2, [r7, #15]
 80026c2:	78bb      	ldrb	r3, [r7, #2]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d3f0      	bcc.n	80026aa <SPI_BufferRead+0x52>
	}
	SPI_CS(sel,1);
 80026c8:	787b      	ldrb	r3, [r7, #1]
 80026ca:	2101      	movs	r1, #1
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fbef 	bl	8001eb0 <SPI_CS>
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd90      	pop	{r4, r7, pc}
	...

080026dc <LSM6_readGyro>:


// Reads the 3 gyro channels and stores them in vector g

void LSM6_readGyro(uint8_t fast)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[6];
	SPI_BufferRead(buffer, OUTX_L_G, 6, MPU9250);
 80026e6:	f107 0008 	add.w	r0, r7, #8
 80026ea:	2300      	movs	r3, #0
 80026ec:	2206      	movs	r2, #6
 80026ee:	2122      	movs	r1, #34	; 0x22
 80026f0:	f7ff ffb2 	bl	8002658 <SPI_BufferRead>

	data_g.x = (buffer[1] << 8) | buffer[0];
 80026f4:	7a7b      	ldrb	r3, [r7, #9]
 80026f6:	021b      	lsls	r3, r3, #8
 80026f8:	b21a      	sxth	r2, r3
 80026fa:	7a3b      	ldrb	r3, [r7, #8]
 80026fc:	b21b      	sxth	r3, r3
 80026fe:	4313      	orrs	r3, r2
 8002700:	b21a      	sxth	r2, r3
 8002702:	4b26      	ldr	r3, [pc, #152]	; (800279c <LSM6_readGyro+0xc0>)
 8002704:	801a      	strh	r2, [r3, #0]
	data_g.y = (buffer[3] << 8) | buffer[2];
 8002706:	7afb      	ldrb	r3, [r7, #11]
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	b21a      	sxth	r2, r3
 800270c:	7abb      	ldrb	r3, [r7, #10]
 800270e:	b21b      	sxth	r3, r3
 8002710:	4313      	orrs	r3, r2
 8002712:	b21a      	sxth	r2, r3
 8002714:	4b21      	ldr	r3, [pc, #132]	; (800279c <LSM6_readGyro+0xc0>)
 8002716:	805a      	strh	r2, [r3, #2]
	data_g.z = (buffer[5] << 8) | buffer[4];
 8002718:	7b7b      	ldrb	r3, [r7, #13]
 800271a:	021b      	lsls	r3, r3, #8
 800271c:	b21a      	sxth	r2, r3
 800271e:	7b3b      	ldrb	r3, [r7, #12]
 8002720:	b21b      	sxth	r3, r3
 8002722:	4313      	orrs	r3, r2
 8002724:	b21a      	sxth	r2, r3
 8002726:	4b1d      	ldr	r3, [pc, #116]	; (800279c <LSM6_readGyro+0xc0>)
 8002728:	809a      	strh	r2, [r3, #4]
	if(abs(data_g.x)<6000&&abs(data_g.y)<6000&&abs(data_g.z)<6000)
 800272a:	4b1c      	ldr	r3, [pc, #112]	; (800279c <LSM6_readGyro+0xc0>)
 800272c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002730:	2b00      	cmp	r3, #0
 8002732:	bfb8      	it	lt
 8002734:	425b      	neglt	r3, r3
 8002736:	b29b      	uxth	r3, r3
 8002738:	f241 726f 	movw	r2, #5999	; 0x176f
 800273c:	4293      	cmp	r3, r2
 800273e:	d828      	bhi.n	8002792 <LSM6_readGyro+0xb6>
 8002740:	4b16      	ldr	r3, [pc, #88]	; (800279c <LSM6_readGyro+0xc0>)
 8002742:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002746:	2b00      	cmp	r3, #0
 8002748:	bfb8      	it	lt
 800274a:	425b      	neglt	r3, r3
 800274c:	b29b      	uxth	r3, r3
 800274e:	f241 726f 	movw	r2, #5999	; 0x176f
 8002752:	4293      	cmp	r3, r2
 8002754:	d81d      	bhi.n	8002792 <LSM6_readGyro+0xb6>
 8002756:	4b11      	ldr	r3, [pc, #68]	; (800279c <LSM6_readGyro+0xc0>)
 8002758:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	bfb8      	it	lt
 8002760:	425b      	neglt	r3, r3
 8002762:	b29b      	uxth	r3, r3
 8002764:	f241 726f 	movw	r2, #5999	; 0x176f
 8002768:	4293      	cmp	r3, r2
 800276a:	d812      	bhi.n	8002792 <LSM6_readGyro+0xb6>
	{
		lis3mdl.Gyro_I16.x=data_g.y;
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <LSM6_readGyro+0xc0>)
 800276e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <LSM6_readGyro+0xc4>)
 8002774:	815a      	strh	r2, [r3, #10]
		lis3mdl.Gyro_I16.y=-data_g.x;
 8002776:	4b09      	ldr	r3, [pc, #36]	; (800279c <LSM6_readGyro+0xc0>)
 8002778:	f9b3 3000 	ldrsh.w	r3, [r3]
 800277c:	b29b      	uxth	r3, r3
 800277e:	425b      	negs	r3, r3
 8002780:	b29b      	uxth	r3, r3
 8002782:	b21a      	sxth	r2, r3
 8002784:	4b06      	ldr	r3, [pc, #24]	; (80027a0 <LSM6_readGyro+0xc4>)
 8002786:	819a      	strh	r2, [r3, #12]
		lis3mdl.Gyro_I16.z=data_g.z;
 8002788:	4b04      	ldr	r3, [pc, #16]	; (800279c <LSM6_readGyro+0xc0>)
 800278a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800278e:	4b04      	ldr	r3, [pc, #16]	; (80027a0 <LSM6_readGyro+0xc4>)
 8002790:	81da      	strh	r2, [r3, #14]
	}
}
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	20001108 	.word	0x20001108
 80027a0:	20000f88 	.word	0x20000f88

080027a4 <DS33_Init>:


void DS33_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
//---------------init acc & gro
		Lis3mdl_SPI_WR(0x21,0x04,MPU9250);HAL_Delay(10);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2104      	movs	r1, #4
 80027ae:	2021      	movs	r0, #33	; 0x21
 80027b0:	f7ff ff33 	bl	800261a <Lis3mdl_SPI_WR>
 80027b4:	200a      	movs	r0, #10
 80027b6:	f000 ff11 	bl	80035dc <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL1_XL, 0x4f,MPU9250);HAL_Delay(10);
 80027ba:	2200      	movs	r2, #0
 80027bc:	214f      	movs	r1, #79	; 0x4f
 80027be:	2010      	movs	r0, #16
 80027c0:	f7ff ff2b 	bl	800261a <Lis3mdl_SPI_WR>
 80027c4:	200a      	movs	r0, #10
 80027c6:	f000 ff09 	bl	80035dc <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL2_G, 0x4c,MPU9250);HAL_Delay(10);
 80027ca:	2200      	movs	r2, #0
 80027cc:	214c      	movs	r1, #76	; 0x4c
 80027ce:	2011      	movs	r0, #17
 80027d0:	f7ff ff23 	bl	800261a <Lis3mdl_SPI_WR>
 80027d4:	200a      	movs	r0, #10
 80027d6:	f000 ff01 	bl	80035dc <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL3_C, 0x04,MPU9250);HAL_Delay(10);
 80027da:	2200      	movs	r2, #0
 80027dc:	2104      	movs	r1, #4
 80027de:	2012      	movs	r0, #18
 80027e0:	f7ff ff1b 	bl	800261a <Lis3mdl_SPI_WR>
 80027e4:	200a      	movs	r0, #10
 80027e6:	f000 fef9 	bl	80035dc <HAL_Delay>

		HAL_Delay(10);
 80027ea:	200a      	movs	r0, #10
 80027ec:	f000 fef6 	bl	80035dc <HAL_Delay>
		SPI_CS(MPU9250,0);
 80027f0:	2100      	movs	r1, #0
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7ff fb5c 	bl	8001eb0 <SPI_CS>
		Spi_RW(0x80|0x0f);
 80027f8:	208f      	movs	r0, #143	; 0x8f
 80027fa:	f7ff fb39 	bl	8001e70 <Spi_RW>
		uint8_t l_u8_ID1= Spi_RW(0xFF);
 80027fe:	20ff      	movs	r0, #255	; 0xff
 8002800:	f7ff fb36 	bl	8001e70 <Spi_RW>
 8002804:	4603      	mov	r3, r0
 8002806:	71fb      	strb	r3, [r7, #7]
		SPI_CS(MPU9250,1);
 8002808:	2101      	movs	r1, #1
 800280a:	2000      	movs	r0, #0
 800280c:	f7ff fb50 	bl	8001eb0 <SPI_CS>
		id[1] = l_u8_ID1;
 8002810:	4a04      	ldr	r2, [pc, #16]	; (8002824 <DS33_Init+0x80>)
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	7053      	strb	r3, [r2, #1]

		LSM6_readGyro(0);
 8002816:	2000      	movs	r0, #0
 8002818:	f7ff ff60 	bl	80026dc <LSM6_readGyro>
}
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20001110 	.word	0x20001110

08002828 <spi2_read_write_byte>:

//-----------------------------------------
int8_t spi2_read_write_byte(uint8_t TxData)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
	uint8_t Rxdata;
	Rxdata=Spi_RW(TxData);
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fb1b 	bl	8001e70 <Spi_RW>
 800283a:	4603      	mov	r3, r0
 800283c:	73fb      	strb	r3, [r7, #15]
  //HAL_SPI_TransmitReceive(&hspi2,&TxData,&Rxdata,1,0xffff);
 	return Rxdata;
 800283e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002842:	4618      	mov	r0, r3
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <spi2_write_reg>:

uint8_t spi2_write_reg(uint8_t reg_addr,uint8_t reg_val)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	460a      	mov	r2, r1
 8002854:	71fb      	strb	r3, [r7, #7]
 8002856:	4613      	mov	r3, r2
 8002858:	71bb      	strb	r3, [r7, #6]
	spi2_read_write_byte(reg_addr&0x7f);
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002860:	b2db      	uxtb	r3, r3
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ffe0 	bl	8002828 <spi2_read_write_byte>
	spi2_read_write_byte(reg_val);
 8002868:	79bb      	ldrb	r3, [r7, #6]
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff ffdc 	bl	8002828 <spi2_read_write_byte>
	return 0;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <spi2_read_reg>:


uint8_t spi2_read_reg(uint8_t reg_addr)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	4603      	mov	r3, r0
 8002882:	71fb      	strb	r3, [r7, #7]
	spi2_read_write_byte(reg_addr|0x80);
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800288a:	b2db      	uxtb	r3, r3
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ffcb 	bl	8002828 <spi2_read_write_byte>
	return spi2_read_write_byte(0xff);
 8002892:	20ff      	movs	r0, #255	; 0xff
 8002894:	f7ff ffc8 	bl	8002828 <spi2_read_write_byte>
 8002898:	4603      	mov	r3, r0
 800289a:	b2db      	uxtb	r3, r3
}
 800289c:	4618      	mov	r0, r3
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <icm20602_write_reg>:
  * @brief  
  * @param  /
  * @retval 
  */
uint8_t icm20602_write_reg(uint8_t reg,uint8_t val)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	460a      	mov	r2, r1
 80028ae:	71fb      	strb	r3, [r7, #7]
 80028b0:	4613      	mov	r3, r2
 80028b2:	71bb      	strb	r3, [r7, #6]
	//return myiic_write_reg(ICM20602_ADDRESS,reg,val);
	ICM_CS_Enable;
 80028b4:	2100      	movs	r1, #0
 80028b6:	2000      	movs	r0, #0
 80028b8:	f7ff fafa 	bl	8001eb0 <SPI_CS>
	spi2_write_reg(reg,val);
 80028bc:	79ba      	ldrb	r2, [r7, #6]
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	4611      	mov	r1, r2
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff ffc1 	bl	800284a <spi2_write_reg>
	ICM_CS_Disable;
 80028c8:	2101      	movs	r1, #1
 80028ca:	2000      	movs	r0, #0
 80028cc:	f7ff faf0 	bl	8001eb0 <SPI_CS>
	return 0;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <icm20602_read_reg>:
  * @brief  
  * @param  
  * @retval 
  */
uint8_t icm20602_read_reg(uint8_t reg)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	4603      	mov	r3, r0
 80028e2:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	//return myiic_read_reg(ICM20602_ADDRESS,reg);
	ICM_CS_Enable;
 80028e4:	2100      	movs	r1, #0
 80028e6:	2000      	movs	r0, #0
 80028e8:	f7ff fae2 	bl	8001eb0 <SPI_CS>
	res = spi2_read_reg(reg);
 80028ec:	79fb      	ldrb	r3, [r7, #7]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff ffc3 	bl	800287a <spi2_read_reg>
 80028f4:	4603      	mov	r3, r0
 80028f6:	73fb      	strb	r3, [r7, #15]
	ICM_CS_Disable;
 80028f8:	2101      	movs	r1, #1
 80028fa:	2000      	movs	r0, #0
 80028fc:	f7ff fad8 	bl	8001eb0 <SPI_CS>
	return res;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <icm20602_init>:
  * @brief  ICM20602
  * @param  
  * @retval 
  */
uint8_t icm20602_init()
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
	uint8_t id;
	icm20602_write_reg(ICM20_PWR_MGMT_1,0x80);	//0x41,
 8002912:	2180      	movs	r1, #128	; 0x80
 8002914:	206b      	movs	r0, #107	; 0x6b
 8002916:	f7ff ffc5 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 800291a:	200a      	movs	r0, #10
 800291c:	f000 fe5e 	bl	80035dc <HAL_Delay>
	icm20602_write_reg(ICM20_PWR_MGMT_1,0x01);		//
 8002920:	2101      	movs	r1, #1
 8002922:	206b      	movs	r0, #107	; 0x6b
 8002924:	f7ff ffbe 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 8002928:	200a      	movs	r0, #10
 800292a:	f000 fe57 	bl	80035dc <HAL_Delay>
	id = icm20602_read_reg(ICM20_WHO_AM_I);//ID
 800292e:	2075      	movs	r0, #117	; 0x75
 8002930:	f7ff ffd3 	bl	80028da <icm20602_read_reg>
 8002934:	4603      	mov	r3, r0
 8002936:	71fb      	strb	r3, [r7, #7]
	//printf("icm_20602 id=0x%x\r\n",id);
	if(id != 0x12)
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	2b12      	cmp	r3, #18
 800293c:	d001      	beq.n	8002942 <icm20602_init+0x36>
	{
		//printf("icm_20602 id error !!!\r\n");
		return 1;
 800293e:	2301      	movs	r3, #1
 8002940:	e03d      	b.n	80029be <icm20602_init+0xb2>
	}
	module.acc_imu =module.gyro_imu= 1;
 8002942:	4b21      	ldr	r3, [pc, #132]	; (80029c8 <icm20602_init+0xbc>)
 8002944:	2201      	movs	r2, #1
 8002946:	725a      	strb	r2, [r3, #9]
 8002948:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <icm20602_init+0xbc>)
 800294a:	7a5a      	ldrb	r2, [r3, #9]
 800294c:	4b1e      	ldr	r3, [pc, #120]	; (80029c8 <icm20602_init+0xbc>)
 800294e:	721a      	strb	r2, [r3, #8]
	//printf("icm20602 init pass\r\n\r\n");
	icm20602_write_reg(ICM20_PWR_MGMT_2, 0x00);
 8002950:	2100      	movs	r1, #0
 8002952:	206c      	movs	r0, #108	; 0x6c
 8002954:	f7ff ffa6 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 8002958:	200a      	movs	r0, #10
 800295a:	f000 fe3f 	bl	80035dc <HAL_Delay>
	icm20602_write_reg(ICM20_SMPLRT_DIV,0);
 800295e:	2100      	movs	r1, #0
 8002960:	2019      	movs	r0, #25
 8002962:	f7ff ff9f 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 8002966:	200a      	movs	r0, #10
 8002968:	f000 fe38 	bl	80035dc <HAL_Delay>
	icm20602_write_reg(ICM20_CONFIG,DLPF_BW_92);//DLPF_BW_20);
 800296c:	2102      	movs	r1, #2
 800296e:	201a      	movs	r0, #26
 8002970:	f7ff ff98 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 8002974:	200a      	movs	r0, #10
 8002976:	f000 fe31 	bl	80035dc <HAL_Delay>
	icm20602_write_reg(ICM20_ACCEL_CONFIG2,ACCEL_AVER_4|ACCEL_DLPF_BW_21);//ACCEL_AVER_4|ACCEL_DLPF_BW_21);
 800297a:	2104      	movs	r1, #4
 800297c:	201d      	movs	r0, #29
 800297e:	f7ff ff91 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 8002982:	200a      	movs	r0, #10
 8002984:	f000 fe2a 	bl	80035dc <HAL_Delay>

	//
	icm20602_set_accel_fullscale(ICM20_ACCEL_FS_8G);
 8002988:	2010      	movs	r0, #16
 800298a:	f000 f81f 	bl	80029cc <icm20602_set_accel_fullscale>
	HAL_Delay(10);
 800298e:	200a      	movs	r0, #10
 8002990:	f000 fe24 	bl	80035dc <HAL_Delay>
	icm20602_set_gyro_fullscale(ICM20_GYRO_FS_2000);
 8002994:	2018      	movs	r0, #24
 8002996:	f000 f88b 	bl	8002ab0 <icm20602_set_gyro_fullscale>
	HAL_Delay(10);
 800299a:	200a      	movs	r0, #10
 800299c:	f000 fe1e 	bl	80035dc <HAL_Delay>

	icm20602_write_reg(ICM20_LP_MODE_CFG, 0x00);
 80029a0:	2100      	movs	r1, #0
 80029a2:	201e      	movs	r0, #30
 80029a4:	f7ff ff7e 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 80029a8:	200a      	movs	r0, #10
 80029aa:	f000 fe17 	bl	80035dc <HAL_Delay>
	icm20602_write_reg(ICM20_FIFO_EN, 0x00);
 80029ae:	2100      	movs	r1, #0
 80029b0:	2023      	movs	r0, #35	; 0x23
 80029b2:	f7ff ff77 	bl	80028a4 <icm20602_write_reg>
	HAL_Delay(10);
 80029b6:	200a      	movs	r0, #10
 80029b8:	f000 fe10 	bl	80035dc <HAL_Delay>
	return 0;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	200010f4 	.word	0x200010f4

080029cc <icm20602_set_accel_fullscale>:
//ICM20_ACCEL_FS_2G
//ICM20_ACCEL_FS_4G
//ICM20_ACCEL_FS_8G
//ICM20_ACCEL_FS_16G
uint8_t icm20602_set_accel_fullscale(uint8_t fs)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
	switch(fs)
 80029d6:	79fb      	ldrb	r3, [r7, #7]
 80029d8:	2b18      	cmp	r3, #24
 80029da:	d848      	bhi.n	8002a6e <icm20602_set_accel_fullscale+0xa2>
 80029dc:	a201      	add	r2, pc, #4	; (adr r2, 80029e4 <icm20602_set_accel_fullscale+0x18>)
 80029de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e2:	bf00      	nop
 80029e4:	08002a49 	.word	0x08002a49
 80029e8:	08002a6f 	.word	0x08002a6f
 80029ec:	08002a6f 	.word	0x08002a6f
 80029f0:	08002a6f 	.word	0x08002a6f
 80029f4:	08002a6f 	.word	0x08002a6f
 80029f8:	08002a6f 	.word	0x08002a6f
 80029fc:	08002a6f 	.word	0x08002a6f
 8002a00:	08002a6f 	.word	0x08002a6f
 8002a04:	08002a51 	.word	0x08002a51
 8002a08:	08002a6f 	.word	0x08002a6f
 8002a0c:	08002a6f 	.word	0x08002a6f
 8002a10:	08002a6f 	.word	0x08002a6f
 8002a14:	08002a6f 	.word	0x08002a6f
 8002a18:	08002a6f 	.word	0x08002a6f
 8002a1c:	08002a6f 	.word	0x08002a6f
 8002a20:	08002a6f 	.word	0x08002a6f
 8002a24:	08002a5b 	.word	0x08002a5b
 8002a28:	08002a6f 	.word	0x08002a6f
 8002a2c:	08002a6f 	.word	0x08002a6f
 8002a30:	08002a6f 	.word	0x08002a6f
 8002a34:	08002a6f 	.word	0x08002a6f
 8002a38:	08002a6f 	.word	0x08002a6f
 8002a3c:	08002a6f 	.word	0x08002a6f
 8002a40:	08002a6f 	.word	0x08002a6f
 8002a44:	08002a65 	.word	0x08002a65
	{
		case ICM20_ACCEL_FS_2G:
			_accel_scale = 1.0f/16348.0f;
 8002a48:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a4a:	4a17      	ldr	r2, [pc, #92]	; (8002aa8 <icm20602_set_accel_fullscale+0xdc>)
 8002a4c:	601a      	str	r2, [r3, #0]
		break;
 8002a4e:	e015      	b.n	8002a7c <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_4G:
			_accel_scale = 1.0f/8192.0f;
 8002a50:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a52:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002a56:	601a      	str	r2, [r3, #0]
		break;
 8002a58:	e010      	b.n	8002a7c <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_8G:
			_accel_scale = 1.0f/4096.0f;
 8002a5a:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a5c:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002a60:	601a      	str	r2, [r3, #0]
		break;
 8002a62:	e00b      	b.n	8002a7c <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_16G:
			_accel_scale = 1.0f/2048.0f;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a66:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8002a6a:	601a      	str	r2, [r3, #0]
		break;
 8002a6c:	e006      	b.n	8002a7c <icm20602_set_accel_fullscale+0xb0>
		default:
			fs = ICM20_ACCEL_FS_8G;
 8002a6e:	2310      	movs	r3, #16
 8002a70:	71fb      	strb	r3, [r7, #7]
			_accel_scale = 1.0f/4096.0f;
 8002a72:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a74:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002a78:	601a      	str	r2, [r3, #0]
		break;
 8002a7a:	bf00      	nop

	}
	_accel_scale *= GRAVITY_MSS;
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a7e:	edd3 7a00 	vldr	s15, [r3]
 8002a82:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002aac <icm20602_set_accel_fullscale+0xe0>
 8002a86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <icm20602_set_accel_fullscale+0xd8>)
 8002a8c:	edc3 7a00 	vstr	s15, [r3]
	return icm20602_write_reg(ICM20_ACCEL_CONFIG,fs);
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	4619      	mov	r1, r3
 8002a94:	201c      	movs	r0, #28
 8002a96:	f7ff ff05 	bl	80028a4 <icm20602_write_reg>
 8002a9a:	4603      	mov	r3, r0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20001114 	.word	0x20001114
 8002aa8:	38804829 	.word	0x38804829
 8002aac:	411c8866 	.word	0x411c8866

08002ab0 <icm20602_set_gyro_fullscale>:
//ICM20_GYRO_FS_250
//ICM20_GYRO_FS_500
//ICM20_GYRO_FS_1000
//ICM20_GYRO_FS_2000
uint8_t icm20602_set_gyro_fullscale(uint8_t fs)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
	switch(fs)
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	2b18      	cmp	r3, #24
 8002abe:	d845      	bhi.n	8002b4c <icm20602_set_gyro_fullscale+0x9c>
 8002ac0:	a201      	add	r2, pc, #4	; (adr r2, 8002ac8 <icm20602_set_gyro_fullscale+0x18>)
 8002ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac6:	bf00      	nop
 8002ac8:	08002b2d 	.word	0x08002b2d
 8002acc:	08002b4d 	.word	0x08002b4d
 8002ad0:	08002b4d 	.word	0x08002b4d
 8002ad4:	08002b4d 	.word	0x08002b4d
 8002ad8:	08002b4d 	.word	0x08002b4d
 8002adc:	08002b4d 	.word	0x08002b4d
 8002ae0:	08002b4d 	.word	0x08002b4d
 8002ae4:	08002b4d 	.word	0x08002b4d
 8002ae8:	08002b35 	.word	0x08002b35
 8002aec:	08002b4d 	.word	0x08002b4d
 8002af0:	08002b4d 	.word	0x08002b4d
 8002af4:	08002b4d 	.word	0x08002b4d
 8002af8:	08002b4d 	.word	0x08002b4d
 8002afc:	08002b4d 	.word	0x08002b4d
 8002b00:	08002b4d 	.word	0x08002b4d
 8002b04:	08002b4d 	.word	0x08002b4d
 8002b08:	08002b3d 	.word	0x08002b3d
 8002b0c:	08002b4d 	.word	0x08002b4d
 8002b10:	08002b4d 	.word	0x08002b4d
 8002b14:	08002b4d 	.word	0x08002b4d
 8002b18:	08002b4d 	.word	0x08002b4d
 8002b1c:	08002b4d 	.word	0x08002b4d
 8002b20:	08002b4d 	.word	0x08002b4d
 8002b24:	08002b4d 	.word	0x08002b4d
 8002b28:	08002b45 	.word	0x08002b45
	{
		case ICM20_GYRO_FS_250:
			_gyro_scale = 1.0f/131.068f;	//32767/250
 8002b2c:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b2e:	4a15      	ldr	r2, [pc, #84]	; (8002b84 <icm20602_set_gyro_fullscale+0xd4>)
 8002b30:	601a      	str	r2, [r3, #0]
		break;
 8002b32:	e011      	b.n	8002b58 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_500:
			_gyro_scale = 1.0f/65.534f;
 8002b34:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b36:	4a14      	ldr	r2, [pc, #80]	; (8002b88 <icm20602_set_gyro_fullscale+0xd8>)
 8002b38:	601a      	str	r2, [r3, #0]
		break;
 8002b3a:	e00d      	b.n	8002b58 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_1000:
			_gyro_scale = 1.0f/32.767f;
 8002b3c:	4b10      	ldr	r3, [pc, #64]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b3e:	4a13      	ldr	r2, [pc, #76]	; (8002b8c <icm20602_set_gyro_fullscale+0xdc>)
 8002b40:	601a      	str	r2, [r3, #0]
		break;
 8002b42:	e009      	b.n	8002b58 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_2000:
			_gyro_scale = 1.0f/16.3835f;
 8002b44:	4b0e      	ldr	r3, [pc, #56]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b46:	4a12      	ldr	r2, [pc, #72]	; (8002b90 <icm20602_set_gyro_fullscale+0xe0>)
 8002b48:	601a      	str	r2, [r3, #0]
		break;
 8002b4a:	e005      	b.n	8002b58 <icm20602_set_gyro_fullscale+0xa8>
		default:
			fs = ICM20_GYRO_FS_2000;
 8002b4c:	2318      	movs	r3, #24
 8002b4e:	71fb      	strb	r3, [r7, #7]
			_gyro_scale = 1.0f/16.3835f;
 8002b50:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b52:	4a0f      	ldr	r2, [pc, #60]	; (8002b90 <icm20602_set_gyro_fullscale+0xe0>)
 8002b54:	601a      	str	r2, [r3, #0]
		break;
 8002b56:	bf00      	nop

	}
	_gyro_scale *= _DEG_TO_RAD;
 8002b58:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b5a:	edd3 7a00 	vldr	s15, [r3]
 8002b5e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002b94 <icm20602_set_gyro_fullscale+0xe4>
 8002b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <icm20602_set_gyro_fullscale+0xd0>)
 8002b68:	edc3 7a00 	vstr	s15, [r3]
	return icm20602_write_reg(ICM20_GYRO_CONFIG,fs);
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	4619      	mov	r1, r3
 8002b70:	201b      	movs	r0, #27
 8002b72:	f7ff fe97 	bl	80028a4 <icm20602_write_reg>
 8002b76:	4603      	mov	r3, r0

}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20001118 	.word	0x20001118
 8002b84:	3bfa01f5 	.word	0x3bfa01f5
 8002b88:	3c7a01f5 	.word	0x3c7a01f5
 8002b8c:	3cfa01f5 	.word	0x3cfa01f5
 8002b90:	3d7a01f5 	.word	0x3d7a01f5
 8002b94:	3c8efa03 	.word	0x3c8efa03

08002b98 <LEDRGB_RED>:
 */

#include "led.h"

void LEDRGB_RED(uint8_t on)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d105      	bne.n	8002bb4 <LEDRGB_RED+0x1c>
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_RESET);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2108      	movs	r1, #8
 8002bac:	4806      	ldr	r0, [pc, #24]	; (8002bc8 <LEDRGB_RED+0x30>)
 8002bae:	f002 fa1b 	bl	8004fe8 <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_SET);
}
 8002bb2:	e004      	b.n	8002bbe <LEDRGB_RED+0x26>
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_SET);
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	2108      	movs	r1, #8
 8002bb8:	4803      	ldr	r0, [pc, #12]	; (8002bc8 <LEDRGB_RED+0x30>)
 8002bba:	f002 fa15 	bl	8004fe8 <HAL_GPIO_WritePin>
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40020400 	.word	0x40020400

08002bcc <LEDRGB_BLUE>:

void LEDRGB_BLUE(uint8_t on)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <LEDRGB_BLUE+0x1c>
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_RESET);
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2110      	movs	r1, #16
 8002be0:	4806      	ldr	r0, [pc, #24]	; (8002bfc <LEDRGB_BLUE+0x30>)
 8002be2:	f002 fa01 	bl	8004fe8 <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_SET);
}
 8002be6:	e004      	b.n	8002bf2 <LEDRGB_BLUE+0x26>
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_SET);
 8002be8:	2201      	movs	r2, #1
 8002bea:	2110      	movs	r1, #16
 8002bec:	4803      	ldr	r0, [pc, #12]	; (8002bfc <LEDRGB_BLUE+0x30>)
 8002bee:	f002 f9fb 	bl	8004fe8 <HAL_GPIO_WritePin>
}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40020400 	.word	0x40020400

08002c00 <Cylinder>:

void Cylinder(uint8_t on)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d105      	bne.n	8002c1c <Cylinder+0x1c>
	HAL_GPIO_WritePin(GPIOC,Cylinder_Pin,GPIO_PIN_RESET);
 8002c10:	2200      	movs	r2, #0
 8002c12:	2101      	movs	r1, #1
 8002c14:	4806      	ldr	r0, [pc, #24]	; (8002c30 <Cylinder+0x30>)
 8002c16:	f002 f9e7 	bl	8004fe8 <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOC,Cylinder_Pin,GPIO_PIN_SET);
}
 8002c1a:	e004      	b.n	8002c26 <Cylinder+0x26>
	HAL_GPIO_WritePin(GPIOC,Cylinder_Pin,GPIO_PIN_SET);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	2101      	movs	r1, #1
 8002c20:	4803      	ldr	r0, [pc, #12]	; (8002c30 <Cylinder+0x30>)
 8002c22:	f002 f9e1 	bl	8004fe8 <HAL_GPIO_WritePin>
}
 8002c26:	bf00      	nop
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40020800 	.word	0x40020800

08002c34 <can_send>:
 * @param    send_len                [/]
 * @return                        	 [10]
 */

int can_send(int motor_address,unsigned char* send_buf,int send_len)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
	int N = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]
//	printf("\nCAN_TX: ");
//	for( int i = 0; i<send_len; i ++){
//		printf("%x ",send_buf[i]);
//	}
	N = CAN_TxMeg(motor_address,send_buf,send_len);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	b292      	uxth	r2, r2
 8002c4c:	68b9      	ldr	r1, [r7, #8]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe fbe2 	bl	8001418 <CAN_TxMeg>
 8002c54:	6178      	str	r0, [r7, #20]
	while( N != 1 ){										//, 1, 
 8002c56:	e00b      	b.n	8002c70 <can_send+0x3c>
		HAL_Delay(1);
 8002c58:	2001      	movs	r0, #1
 8002c5a:	f000 fcbf 	bl	80035dc <HAL_Delay>
		N = CAN_TxMeg(motor_address,send_buf,send_len);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	b292      	uxth	r2, r2
 8002c66:	68b9      	ldr	r1, [r7, #8]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fbd5 	bl	8001418 <CAN_TxMeg>
 8002c6e:	6178      	str	r0, [r7, #20]
	while( N != 1 ){										//, 1, 
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d1f0      	bne.n	8002c58 <can_send+0x24>
	}
	return 1;
 8002c76:	2301      	movs	r3, #1
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <motor_enable>:
 * []
 * @param    motor_address      	  []
 * @return                         	  [,1 ,0 ]
 */
int motor_enable(int motor_address)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
	if( motor_address <0 || motor_address >255)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	db02      	blt.n	8002c94 <motor_enable+0x14>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2bff      	cmp	r3, #255	; 0xff
 8002c92:	dd01      	ble.n	8002c98 <motor_enable+0x18>
	{
		return 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	e023      	b.n	8002ce0 <motor_enable+0x60>
	}
	unsigned char send_buf[8]={0};
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 8002ca0:	23ff      	movs	r3, #255	; 0xff
 8002ca2:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8002ca4:	23ff      	movs	r3, #255	; 0xff
 8002ca6:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8002ca8:	23ff      	movs	r3, #255	; 0xff
 8002caa:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8002cac:	23ff      	movs	r3, #255	; 0xff
 8002cae:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 8002cb0:	23ff      	movs	r3, #255	; 0xff
 8002cb2:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8002cb4:	23ff      	movs	r3, #255	; 0xff
 8002cb6:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8002cb8:	23ff      	movs	r3, #255	; 0xff
 8002cba:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFC;
 8002cbc:	23fc      	movs	r3, #252	; 0xfc
 8002cbe:	73fb      	strb	r3, [r7, #15]
	DmaPrintf("Motor enable\n");
 8002cc0:	4809      	ldr	r0, [pc, #36]	; (8002ce8 <motor_enable+0x68>)
 8002cc2:	f7fe ff09 	bl	8001ad8 <DmaPrintf>
	if(can_send(motor_address,send_buf,8))
 8002cc6:	f107 0308 	add.w	r3, r7, #8
 8002cca:	2208      	movs	r2, #8
 8002ccc:	4619      	mov	r1, r3
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff ffb0 	bl	8002c34 <can_send>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <motor_enable+0x5e>
	{
		return 1;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <motor_enable+0x60>
	}
	else
	{
		return 0;
 8002cde:	2300      	movs	r3, #0
	}
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	0800da80 	.word	0x0800da80

08002cec <motor_disable>:
 * []
 * @param    motor_address     					  []
 * @return                          			  [,1 ,0 ]
 */
int motor_disable(int motor_address)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
	if(motor_address <0 || motor_address >255)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	db02      	blt.n	8002d00 <motor_disable+0x14>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2bff      	cmp	r3, #255	; 0xff
 8002cfe:	dd01      	ble.n	8002d04 <motor_disable+0x18>
	{

		return 0;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e023      	b.n	8002d4c <motor_disable+0x60>
	}
	unsigned char send_buf[8]={0};
 8002d04:	2300      	movs	r3, #0
 8002d06:	60bb      	str	r3, [r7, #8]
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 8002d0c:	23ff      	movs	r3, #255	; 0xff
 8002d0e:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8002d10:	23ff      	movs	r3, #255	; 0xff
 8002d12:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8002d14:	23ff      	movs	r3, #255	; 0xff
 8002d16:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8002d18:	23ff      	movs	r3, #255	; 0xff
 8002d1a:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 8002d1c:	23ff      	movs	r3, #255	; 0xff
 8002d1e:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8002d20:	23ff      	movs	r3, #255	; 0xff
 8002d22:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8002d24:	23ff      	movs	r3, #255	; 0xff
 8002d26:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFD;
 8002d28:	23fd      	movs	r3, #253	; 0xfd
 8002d2a:	73fb      	strb	r3, [r7, #15]
	DmaPrintf("Motor disable\n");
 8002d2c:	4809      	ldr	r0, [pc, #36]	; (8002d54 <motor_disable+0x68>)
 8002d2e:	f7fe fed3 	bl	8001ad8 <DmaPrintf>
	if(can_send(motor_address,send_buf,8))
 8002d32:	f107 0308 	add.w	r3, r7, #8
 8002d36:	2208      	movs	r2, #8
 8002d38:	4619      	mov	r1, r3
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff ff7a 	bl	8002c34 <can_send>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <motor_disable+0x5e>
	{
		return 1;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <motor_disable+0x60>
	}
	else
	{
		return 0;
 8002d4a:	2300      	movs	r3, #0
	}
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	0800da90 	.word	0x0800da90

08002d58 <motor_setzero>:
 * []
 * @param    motor_address     					  []
 * @return                          			  [,1 ,0 ]
 */
int motor_setzero(int motor_address)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
	if(motor_address <0 || motor_address >255)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	db02      	blt.n	8002d6c <motor_setzero+0x14>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2bff      	cmp	r3, #255	; 0xff
 8002d6a:	dd01      	ble.n	8002d70 <motor_setzero+0x18>
	{

		return 0;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e023      	b.n	8002db8 <motor_setzero+0x60>
	}
	unsigned char send_buf[8]={0};
 8002d70:	2300      	movs	r3, #0
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 8002d78:	23ff      	movs	r3, #255	; 0xff
 8002d7a:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8002d7c:	23ff      	movs	r3, #255	; 0xff
 8002d7e:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8002d80:	23ff      	movs	r3, #255	; 0xff
 8002d82:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8002d84:	23ff      	movs	r3, #255	; 0xff
 8002d86:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 8002d88:	23ff      	movs	r3, #255	; 0xff
 8002d8a:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8002d8c:	23ff      	movs	r3, #255	; 0xff
 8002d8e:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8002d90:	23ff      	movs	r3, #255	; 0xff
 8002d92:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFE;
 8002d94:	23fe      	movs	r3, #254	; 0xfe
 8002d96:	73fb      	strb	r3, [r7, #15]
	DmaPrintf("Motor set zero\n");
 8002d98:	4809      	ldr	r0, [pc, #36]	; (8002dc0 <motor_setzero+0x68>)
 8002d9a:	f7fe fe9d 	bl	8001ad8 <DmaPrintf>
	if(can_send(motor_address,send_buf,8))
 8002d9e:	f107 0308 	add.w	r3, r7, #8
 8002da2:	2208      	movs	r2, #8
 8002da4:	4619      	mov	r1, r3
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff ff44 	bl	8002c34 <can_send>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <motor_setzero+0x5e>
	{
		return 1;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <motor_setzero+0x60>
	}
	else
	{
		return 0;
 8002db6:	2300      	movs	r3, #0
	}
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	0800daa0 	.word	0x0800daa0

08002dc4 <motor_init>:



int motor_init()
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
	motor_disable(1);motor_disable(2);motor_disable(3);motor_disable(4);
 8002dca:	2001      	movs	r0, #1
 8002dcc:	f7ff ff8e 	bl	8002cec <motor_disable>
 8002dd0:	2002      	movs	r0, #2
 8002dd2:	f7ff ff8b 	bl	8002cec <motor_disable>
 8002dd6:	2003      	movs	r0, #3
 8002dd8:	f7ff ff88 	bl	8002cec <motor_disable>
 8002ddc:	2004      	movs	r0, #4
 8002dde:	f7ff ff85 	bl	8002cec <motor_disable>
	HAL_Delay(100);
 8002de2:	2064      	movs	r0, #100	; 0x64
 8002de4:	f000 fbfa 	bl	80035dc <HAL_Delay>
	//
	DmaPrintf("Waiting set zero...(Y/N)\n");
 8002de8:	488d      	ldr	r0, [pc, #564]	; (8003020 <motor_init+0x25c>)
 8002dea:	f7fe fe75 	bl	8001ad8 <DmaPrintf>
	while(USART1_RX_FLAG == 0){
 8002dee:	bf00      	nop
 8002df0:	4b8c      	ldr	r3, [pc, #560]	; (8003024 <motor_init+0x260>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0fb      	beq.n	8002df0 <motor_init+0x2c>
	}
	motor_setzero(1);motor_setzero(2);motor_setzero(3);motor_setzero(4);
 8002df8:	2001      	movs	r0, #1
 8002dfa:	f7ff ffad 	bl	8002d58 <motor_setzero>
 8002dfe:	2002      	movs	r0, #2
 8002e00:	f7ff ffaa 	bl	8002d58 <motor_setzero>
 8002e04:	2003      	movs	r0, #3
 8002e06:	f7ff ffa7 	bl	8002d58 <motor_setzero>
 8002e0a:	2004      	movs	r0, #4
 8002e0c:	f7ff ffa4 	bl	8002d58 <motor_setzero>
	DmaPrintf("Set zero success!\n");
 8002e10:	4885      	ldr	r0, [pc, #532]	; (8003028 <motor_init+0x264>)
 8002e12:	f7fe fe61 	bl	8001ad8 <DmaPrintf>
	USART1_RX_CNT = 0;
 8002e16:	4b85      	ldr	r3, [pc, #532]	; (800302c <motor_init+0x268>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
	USART1_RX_FLAG = 0;
 8002e1c:	4b81      	ldr	r3, [pc, #516]	; (8003024 <motor_init+0x260>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	701a      	strb	r2, [r3, #0]

	//
	for (int i = 0; i < (sizeof(stand_trajectory)/2); i++) {
 8002e22:	2300      	movs	r3, #0
 8002e24:	607b      	str	r3, [r7, #4]
 8002e26:	e02e      	b.n	8002e86 <motor_init+0xc2>
		stand_trajectory[i][0] -= INIT_ANGLE1;
 8002e28:	4a81      	ldr	r2, [pc, #516]	; (8003030 <motor_init+0x26c>)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	4413      	add	r3, r2
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	497f      	ldr	r1, [pc, #508]	; (8003030 <motor_init+0x26c>)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	440b      	add	r3, r1
 8002e3a:	601a      	str	r2, [r3, #0]
		stand_trajectory[i][1] -= INIT_ANGLE2;
 8002e3c:	4a7c      	ldr	r2, [pc, #496]	; (8003030 <motor_init+0x26c>)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	4413      	add	r3, r2
 8002e44:	3304      	adds	r3, #4
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4979      	ldr	r1, [pc, #484]	; (8003030 <motor_init+0x26c>)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	440b      	add	r3, r1
 8002e50:	3304      	adds	r3, #4
 8002e52:	601a      	str	r2, [r3, #0]
		swing_trajectory[i][0] -= INIT_ANGLE1;
 8002e54:	4a77      	ldr	r2, [pc, #476]	; (8003034 <motor_init+0x270>)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	4413      	add	r3, r2
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4975      	ldr	r1, [pc, #468]	; (8003034 <motor_init+0x270>)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	440b      	add	r3, r1
 8002e66:	601a      	str	r2, [r3, #0]
		swing_trajectory[i][1] -= INIT_ANGLE2;
 8002e68:	4a72      	ldr	r2, [pc, #456]	; (8003034 <motor_init+0x270>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	00db      	lsls	r3, r3, #3
 8002e6e:	4413      	add	r3, r2
 8002e70:	3304      	adds	r3, #4
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	496f      	ldr	r1, [pc, #444]	; (8003034 <motor_init+0x270>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	440b      	add	r3, r1
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < (sizeof(stand_trajectory)/2); i++) {
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3301      	adds	r3, #1
 8002e84:	607b      	str	r3, [r7, #4]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f5b3 7fca 	cmp.w	r3, #404	; 0x194
 8002e8c:	d3cc      	bcc.n	8002e28 <motor_init+0x64>
	}

	//PID
	motor1.ID = 1; motor1.kp = 1.0; motor1.kd = 0.5;
 8002e8e:	4b6a      	ldr	r3, [pc, #424]	; (8003038 <motor_init+0x274>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	4b68      	ldr	r3, [pc, #416]	; (8003038 <motor_init+0x274>)
 8002e96:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002e9a:	619a      	str	r2, [r3, #24]
 8002e9c:	4b66      	ldr	r3, [pc, #408]	; (8003038 <motor_init+0x274>)
 8002e9e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002ea2:	61da      	str	r2, [r3, #28]
	motor2.ID = 2; motor2.kp = 1.0; motor2.kd = 0.5;
 8002ea4:	4b65      	ldr	r3, [pc, #404]	; (800303c <motor_init+0x278>)
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	4b64      	ldr	r3, [pc, #400]	; (800303c <motor_init+0x278>)
 8002eac:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002eb0:	619a      	str	r2, [r3, #24]
 8002eb2:	4b62      	ldr	r3, [pc, #392]	; (800303c <motor_init+0x278>)
 8002eb4:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002eb8:	61da      	str	r2, [r3, #28]
	motor3.ID = 3; motor3.kp = 1.0; motor3.kd = 0.5;
 8002eba:	4b61      	ldr	r3, [pc, #388]	; (8003040 <motor_init+0x27c>)
 8002ebc:	2203      	movs	r2, #3
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	4b5f      	ldr	r3, [pc, #380]	; (8003040 <motor_init+0x27c>)
 8002ec2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ec6:	619a      	str	r2, [r3, #24]
 8002ec8:	4b5d      	ldr	r3, [pc, #372]	; (8003040 <motor_init+0x27c>)
 8002eca:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002ece:	61da      	str	r2, [r3, #28]
	motor4.ID = 4; motor4.kp = 1.0; motor4.kd = 0.5;
 8002ed0:	4b5c      	ldr	r3, [pc, #368]	; (8003044 <motor_init+0x280>)
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	4b5b      	ldr	r3, [pc, #364]	; (8003044 <motor_init+0x280>)
 8002ed8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002edc:	619a      	str	r2, [r3, #24]
 8002ede:	4b59      	ldr	r3, [pc, #356]	; (8003044 <motor_init+0x280>)
 8002ee0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002ee4:	61da      	str	r2, [r3, #28]
	HAL_Delay(100);
 8002ee6:	2064      	movs	r0, #100	; 0x64
 8002ee8:	f000 fb78 	bl	80035dc <HAL_Delay>

	//
	motor_enable(1);motor_enable(2);motor_enable(3);motor_enable(4);
 8002eec:	2001      	movs	r0, #1
 8002eee:	f7ff fec7 	bl	8002c80 <motor_enable>
 8002ef2:	2002      	movs	r0, #2
 8002ef4:	f7ff fec4 	bl	8002c80 <motor_enable>
 8002ef8:	2003      	movs	r0, #3
 8002efa:	f7ff fec1 	bl	8002c80 <motor_enable>
 8002efe:	2004      	movs	r0, #4
 8002f00:	f7ff febe 	bl	8002c80 <motor_enable>
	motor1.p_des = stand_trajectory[tra_cnt][0];
 8002f04:	4b50      	ldr	r3, [pc, #320]	; (8003048 <motor_init+0x284>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a49      	ldr	r2, [pc, #292]	; (8003030 <motor_init+0x26c>)
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	4413      	add	r3, r2
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a49      	ldr	r2, [pc, #292]	; (8003038 <motor_init+0x274>)
 8002f12:	6113      	str	r3, [r2, #16]
	motor2.p_des = stand_trajectory[tra_cnt][1];
 8002f14:	4b4c      	ldr	r3, [pc, #304]	; (8003048 <motor_init+0x284>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a45      	ldr	r2, [pc, #276]	; (8003030 <motor_init+0x26c>)
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3304      	adds	r3, #4
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a46      	ldr	r2, [pc, #280]	; (800303c <motor_init+0x278>)
 8002f24:	6113      	str	r3, [r2, #16]
	motor3.p_des = swing_trajectory[tra_cnt][0];
 8002f26:	4b48      	ldr	r3, [pc, #288]	; (8003048 <motor_init+0x284>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a42      	ldr	r2, [pc, #264]	; (8003034 <motor_init+0x270>)
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	4413      	add	r3, r2
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a43      	ldr	r2, [pc, #268]	; (8003040 <motor_init+0x27c>)
 8002f34:	6113      	str	r3, [r2, #16]
	motor4.p_des = swing_trajectory[tra_cnt][1];
 8002f36:	4b44      	ldr	r3, [pc, #272]	; (8003048 <motor_init+0x284>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a3e      	ldr	r2, [pc, #248]	; (8003034 <motor_init+0x270>)
 8002f3c:	00db      	lsls	r3, r3, #3
 8002f3e:	4413      	add	r3, r2
 8002f40:	3304      	adds	r3, #4
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a3f      	ldr	r2, [pc, #252]	; (8003044 <motor_init+0x280>)
 8002f46:	6113      	str	r3, [r2, #16]
	motor_control();
 8002f48:	f000 fa82 	bl	8003450 <motor_control>
	HAL_Delay(100);
 8002f4c:	2064      	movs	r0, #100	; 0x64
 8002f4e:	f000 fb45 	bl	80035dc <HAL_Delay>
	//PID
	for(int i = 0; i<10; i++)
 8002f52:	2300      	movs	r3, #0
 8002f54:	603b      	str	r3, [r7, #0]
 8002f56:	e05b      	b.n	8003010 <motor_init+0x24c>
	{
		motor1.ID = 1; motor1.kp = motor1.kp+i; motor1.kd = 0.5;
 8002f58:	4b37      	ldr	r3, [pc, #220]	; (8003038 <motor_init+0x274>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	4b36      	ldr	r3, [pc, #216]	; (8003038 <motor_init+0x274>)
 8002f60:	ed93 7a06 	vldr	s14, [r3, #24]
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	ee07 3a90 	vmov	s15, r3
 8002f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f72:	4b31      	ldr	r3, [pc, #196]	; (8003038 <motor_init+0x274>)
 8002f74:	edc3 7a06 	vstr	s15, [r3, #24]
 8002f78:	4b2f      	ldr	r3, [pc, #188]	; (8003038 <motor_init+0x274>)
 8002f7a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002f7e:	61da      	str	r2, [r3, #28]
		motor2.ID = 2; motor2.kp = motor2.kp+i; motor2.kd = 0.5;
 8002f80:	4b2e      	ldr	r3, [pc, #184]	; (800303c <motor_init+0x278>)
 8002f82:	2202      	movs	r2, #2
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	4b2d      	ldr	r3, [pc, #180]	; (800303c <motor_init+0x278>)
 8002f88:	ed93 7a06 	vldr	s14, [r3, #24]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	ee07 3a90 	vmov	s15, r3
 8002f92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f9a:	4b28      	ldr	r3, [pc, #160]	; (800303c <motor_init+0x278>)
 8002f9c:	edc3 7a06 	vstr	s15, [r3, #24]
 8002fa0:	4b26      	ldr	r3, [pc, #152]	; (800303c <motor_init+0x278>)
 8002fa2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002fa6:	61da      	str	r2, [r3, #28]
		motor3.ID = 3; motor3.kp = motor3.kp+i; motor3.kd = 0.5;
 8002fa8:	4b25      	ldr	r3, [pc, #148]	; (8003040 <motor_init+0x27c>)
 8002faa:	2203      	movs	r2, #3
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	4b24      	ldr	r3, [pc, #144]	; (8003040 <motor_init+0x27c>)
 8002fb0:	ed93 7a06 	vldr	s14, [r3, #24]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	ee07 3a90 	vmov	s15, r3
 8002fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc2:	4b1f      	ldr	r3, [pc, #124]	; (8003040 <motor_init+0x27c>)
 8002fc4:	edc3 7a06 	vstr	s15, [r3, #24]
 8002fc8:	4b1d      	ldr	r3, [pc, #116]	; (8003040 <motor_init+0x27c>)
 8002fca:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002fce:	61da      	str	r2, [r3, #28]
		motor4.ID = 4; motor4.kp = motor4.kp+i; motor4.kd = 0.5;
 8002fd0:	4b1c      	ldr	r3, [pc, #112]	; (8003044 <motor_init+0x280>)
 8002fd2:	2204      	movs	r2, #4
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	4b1b      	ldr	r3, [pc, #108]	; (8003044 <motor_init+0x280>)
 8002fd8:	ed93 7a06 	vldr	s14, [r3, #24]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	ee07 3a90 	vmov	s15, r3
 8002fe2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fea:	4b16      	ldr	r3, [pc, #88]	; (8003044 <motor_init+0x280>)
 8002fec:	edc3 7a06 	vstr	s15, [r3, #24]
 8002ff0:	4b14      	ldr	r3, [pc, #80]	; (8003044 <motor_init+0x280>)
 8002ff2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002ff6:	61da      	str	r2, [r3, #28]
		DmaPrintf("%d\n",i);
 8002ff8:	6839      	ldr	r1, [r7, #0]
 8002ffa:	4814      	ldr	r0, [pc, #80]	; (800304c <motor_init+0x288>)
 8002ffc:	f7fe fd6c 	bl	8001ad8 <DmaPrintf>
		HAL_Delay(100);
 8003000:	2064      	movs	r0, #100	; 0x64
 8003002:	f000 faeb 	bl	80035dc <HAL_Delay>
		motor_control();
 8003006:	f000 fa23 	bl	8003450 <motor_control>
	for(int i = 0; i<10; i++)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	3301      	adds	r3, #1
 800300e:	603b      	str	r3, [r7, #0]
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b09      	cmp	r3, #9
 8003014:	dda0      	ble.n	8002f58 <motor_init+0x194>
	}


	return 1;
 8003016:	2301      	movs	r3, #1
}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	0800dab0 	.word	0x0800dab0
 8003024:	20000db0 	.word	0x20000db0
 8003028:	0800dacc 	.word	0x0800dacc
 800302c:	20000db4 	.word	0x20000db4
 8003030:	2000000c 	.word	0x2000000c
 8003034:	20000334 	.word	0x20000334
 8003038:	2000111c 	.word	0x2000111c
 800303c:	20001140 	.word	0x20001140
 8003040:	20001164 	.word	0x20001164
 8003044:	20001188 	.word	0x20001188
 8003048:	20000004 	.word	0x20000004
 800304c:	0800dae0 	.word	0x0800dae0

08003050 <float_to_uint>:



int float_to_uint(float x, float x_min, float x_max, unsigned int bits)
/// Converts a float to an unsigned int, given range and number of bits ///
{
 8003050:	b480      	push	{r7}
 8003052:	b087      	sub	sp, #28
 8003054:	af00      	add	r7, sp, #0
 8003056:	ed87 0a03 	vstr	s0, [r7, #12]
 800305a:	edc7 0a02 	vstr	s1, [r7, #8]
 800305e:	ed87 1a01 	vstr	s2, [r7, #4]
 8003062:	6038      	str	r0, [r7, #0]
    float span = x_max - x_min;
 8003064:	ed97 7a01 	vldr	s14, [r7, #4]
 8003068:	edd7 7a02 	vldr	s15, [r7, #8]
 800306c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003070:	edc7 7a05 	vstr	s15, [r7, #20]
    if(x < x_min) x = x_min;
 8003074:	ed97 7a03 	vldr	s14, [r7, #12]
 8003078:	edd7 7a02 	vldr	s15, [r7, #8]
 800307c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003084:	d502      	bpl.n	800308c <float_to_uint+0x3c>
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	e00a      	b.n	80030a2 <float_to_uint+0x52>
    else if(x > x_max) x = x_max;
 800308c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003090:	edd7 7a01 	vldr	s15, [r7, #4]
 8003094:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309c:	dd01      	ble.n	80030a2 <float_to_uint+0x52>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	60fb      	str	r3, [r7, #12]
    return (int) ((x- x_min)*((float)((1<<bits)/span)));
 80030a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80030a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80030aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030ae:	2201      	movs	r2, #1
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	fa02 f303 	lsl.w	r3, r2, r3
 80030b6:	ee07 3a90 	vmov	s15, r3
 80030ba:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80030be:	edd7 6a05 	vldr	s13, [r7, #20]
 80030c2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80030c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030ce:	ee17 3a90 	vmov	r3, s15
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	371c      	adds	r7, #28
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <uint_to_float>:

float uint_to_float(int x_int, float x_min, float x_max, int bits)
/// converts unsigned int to float, given range and number of bits ///
{
 80030de:	b480      	push	{r7}
 80030e0:	b087      	sub	sp, #28
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	60f8      	str	r0, [r7, #12]
 80030e6:	ed87 0a02 	vstr	s0, [r7, #8]
 80030ea:	edc7 0a01 	vstr	s1, [r7, #4]
 80030ee:	6039      	str	r1, [r7, #0]
    float span = x_max - x_min;
 80030f0:	ed97 7a01 	vldr	s14, [r7, #4]
 80030f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80030f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030fc:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	ee07 3a90 	vmov	s15, r3
 800310a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800310e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003112:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003116:	2201      	movs	r2, #1
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	3b01      	subs	r3, #1
 8003120:	ee07 3a90 	vmov	s15, r3
 8003124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003128:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800312c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003130:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003134:	eeb0 0a67 	vmov.f32	s0, s15
 8003138:	371c      	adds	r7, #28
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
	...

08003144 <pack_TX>:
 * []
 * @param    motor_address      			    []
 * @return                            			[,1 ,0 ]
 */
int pack_TX(int motor_address, float p_des, float v_des, float kp, float kd, float t_ff)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08e      	sub	sp, #56	; 0x38
 8003148:	af00      	add	r7, sp, #0
 800314a:	6178      	str	r0, [r7, #20]
 800314c:	ed87 0a04 	vstr	s0, [r7, #16]
 8003150:	edc7 0a03 	vstr	s1, [r7, #12]
 8003154:	ed87 1a02 	vstr	s2, [r7, #8]
 8003158:	edc7 1a01 	vstr	s3, [r7, #4]
 800315c:	ed87 2a00 	vstr	s4, [r7]
	unsigned char send_buf[8]={0};
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
 8003164:	2300      	movs	r3, #0
 8003166:	623b      	str	r3, [r7, #32]
    p_des = fminf(fmaxf(P_MIN, p_des), P_MAX);
 8003168:	edd7 0a04 	vldr	s1, [r7, #16]
 800316c:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 8003170:	f00a fb64 	bl	800d83c <fmaxf>
 8003174:	eef0 7a40 	vmov.f32	s15, s0
 8003178:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 800317c:	eeb0 0a67 	vmov.f32	s0, s15
 8003180:	f00a fb77 	bl	800d872 <fminf>
 8003184:	ed87 0a04 	vstr	s0, [r7, #16]
    v_des = fminf(fmaxf(V_MIN, v_des), V_MAX);
 8003188:	edd7 0a03 	vldr	s1, [r7, #12]
 800318c:	ed9f 0a56 	vldr	s0, [pc, #344]	; 80032e8 <pack_TX+0x1a4>
 8003190:	f00a fb54 	bl	800d83c <fmaxf>
 8003194:	eef0 7a40 	vmov.f32	s15, s0
 8003198:	eddf 0a54 	vldr	s1, [pc, #336]	; 80032ec <pack_TX+0x1a8>
 800319c:	eeb0 0a67 	vmov.f32	s0, s15
 80031a0:	f00a fb67 	bl	800d872 <fminf>
 80031a4:	ed87 0a03 	vstr	s0, [r7, #12]
    kp = fminf(fmaxf(KP_MIN, kp), KP_MAX);
 80031a8:	edd7 0a02 	vldr	s1, [r7, #8]
 80031ac:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80032f0 <pack_TX+0x1ac>
 80031b0:	f00a fb44 	bl	800d83c <fmaxf>
 80031b4:	eef0 7a40 	vmov.f32	s15, s0
 80031b8:	eddf 0a4e 	vldr	s1, [pc, #312]	; 80032f4 <pack_TX+0x1b0>
 80031bc:	eeb0 0a67 	vmov.f32	s0, s15
 80031c0:	f00a fb57 	bl	800d872 <fminf>
 80031c4:	ed87 0a02 	vstr	s0, [r7, #8]
    kd = fminf(fmaxf(KD_MIN, kd), KD_MAX);
 80031c8:	edd7 0a01 	vldr	s1, [r7, #4]
 80031cc:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80032f0 <pack_TX+0x1ac>
 80031d0:	f00a fb34 	bl	800d83c <fmaxf>
 80031d4:	eef0 7a40 	vmov.f32	s15, s0
 80031d8:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 80031dc:	eeb0 0a67 	vmov.f32	s0, s15
 80031e0:	f00a fb47 	bl	800d872 <fminf>
 80031e4:	ed87 0a01 	vstr	s0, [r7, #4]
    t_ff = fminf(fmaxf(T_MIN, t_ff), T_MAX);
 80031e8:	edd7 0a00 	vldr	s1, [r7]
 80031ec:	eebb 0a02 	vmov.f32	s0, #178	; 0xc1900000 -18.0
 80031f0:	f00a fb24 	bl	800d83c <fmaxf>
 80031f4:	eef0 7a40 	vmov.f32	s15, s0
 80031f8:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
 80031fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003200:	f00a fb37 	bl	800d872 <fminf>
 8003204:	ed87 0a00 	vstr	s0, [r7]
		
    int p_int = float_to_uint(p_des, P_MIN, P_MAX, 16);
 8003208:	2010      	movs	r0, #16
 800320a:	eeb2 1a09 	vmov.f32	s2, #41	; 0x41480000  12.5
 800320e:	eefa 0a09 	vmov.f32	s1, #169	; 0xc1480000 -12.5
 8003212:	ed97 0a04 	vldr	s0, [r7, #16]
 8003216:	f7ff ff1b 	bl	8003050 <float_to_uint>
 800321a:	6378      	str	r0, [r7, #52]	; 0x34
    int v_int = float_to_uint(v_des, V_MIN, V_MAX, 12);
 800321c:	200c      	movs	r0, #12
 800321e:	ed9f 1a33 	vldr	s2, [pc, #204]	; 80032ec <pack_TX+0x1a8>
 8003222:	eddf 0a31 	vldr	s1, [pc, #196]	; 80032e8 <pack_TX+0x1a4>
 8003226:	ed97 0a03 	vldr	s0, [r7, #12]
 800322a:	f7ff ff11 	bl	8003050 <float_to_uint>
 800322e:	6338      	str	r0, [r7, #48]	; 0x30
    int kp_int = float_to_uint(kp, KP_MIN, KP_MAX, 12);
 8003230:	200c      	movs	r0, #12
 8003232:	ed9f 1a30 	vldr	s2, [pc, #192]	; 80032f4 <pack_TX+0x1b0>
 8003236:	eddf 0a2e 	vldr	s1, [pc, #184]	; 80032f0 <pack_TX+0x1ac>
 800323a:	ed97 0a02 	vldr	s0, [r7, #8]
 800323e:	f7ff ff07 	bl	8003050 <float_to_uint>
 8003242:	62f8      	str	r0, [r7, #44]	; 0x2c
    int kd_int = float_to_uint(kd, KD_MIN, KD_MAX, 12);
 8003244:	200c      	movs	r0, #12
 8003246:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 800324a:	eddf 0a29 	vldr	s1, [pc, #164]	; 80032f0 <pack_TX+0x1ac>
 800324e:	ed97 0a01 	vldr	s0, [r7, #4]
 8003252:	f7ff fefd 	bl	8003050 <float_to_uint>
 8003256:	62b8      	str	r0, [r7, #40]	; 0x28
    int t_int = float_to_uint(t_ff, T_MIN, T_MAX, 12);
 8003258:	200c      	movs	r0, #12
 800325a:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 800325e:	eefb 0a02 	vmov.f32	s1, #178	; 0xc1900000 -18.0
 8003262:	ed97 0a00 	vldr	s0, [r7]
 8003266:	f7ff fef3 	bl	8003050 <float_to_uint>
 800326a:	6278      	str	r0, [r7, #36]	; 0x24

    send_buf[0] = p_int>>8; 					// 8
 800326c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326e:	121b      	asrs	r3, r3, #8
 8003270:	b2db      	uxtb	r3, r3
 8003272:	773b      	strb	r3, [r7, #28]
    send_buf[1] = p_int&0xFF;					// 8
 8003274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003276:	b2db      	uxtb	r3, r3
 8003278:	777b      	strb	r3, [r7, #29]
    send_buf[2] = v_int>>4; 					// 8 
 800327a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327c:	111b      	asrs	r3, r3, #4
 800327e:	b2db      	uxtb	r3, r3
 8003280:	77bb      	strb	r3, [r7, #30]
    send_buf[3] = ((v_int&0xF)<<4)|(kp_int>>8); // 4  KP  4 
 8003282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	b25a      	sxtb	r2, r3
 8003288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800328a:	121b      	asrs	r3, r3, #8
 800328c:	b25b      	sxtb	r3, r3
 800328e:	4313      	orrs	r3, r2
 8003290:	b25b      	sxtb	r3, r3
 8003292:	b2db      	uxtb	r3, r3
 8003294:	77fb      	strb	r3, [r7, #31]
    send_buf[4] = kp_int&0xFF; 					//KP  8 
 8003296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003298:	b2db      	uxtb	r3, r3
 800329a:	f887 3020 	strb.w	r3, [r7, #32]
    send_buf[5] = kd_int>>4;					//Kd  8 
 800329e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a0:	111b      	asrs	r3, r3, #4
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    send_buf[6] = ((kd_int&0xF)<<4)|(t_int>>8); //KP  4  4 
 80032a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	b25a      	sxtb	r2, r3
 80032ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b0:	121b      	asrs	r3, r3, #8
 80032b2:	b25b      	sxtb	r3, r3
 80032b4:	4313      	orrs	r3, r2
 80032b6:	b25b      	sxtb	r3, r3
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    send_buf[7] = t_int&0xff; // 8 
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		
		if(can_send(motor_address,send_buf,8))
 80032c6:	f107 031c 	add.w	r3, r7, #28
 80032ca:	2208      	movs	r2, #8
 80032cc:	4619      	mov	r1, r3
 80032ce:	6978      	ldr	r0, [r7, #20]
 80032d0:	f7ff fcb0 	bl	8002c34 <can_send>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <pack_TX+0x19a>
		{
			return 1;
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <pack_TX+0x19c>
		}
		else
		{
			return 0;
 80032de:	2300      	movs	r3, #0
		}
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3738      	adds	r7, #56	; 0x38
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	c1b9eb85 	.word	0xc1b9eb85
 80032ec:	41b9eb85 	.word	0x41b9eb85
 80032f0:	00000000 	.word	0x00000000
 80032f4:	43fa0000 	.word	0x43fa0000

080032f8 <unpack_RX>:
 * @param    motor_address       	  []
 * @return                            [,1 ,0 ]
 */
struct Tmotor unpack_RX(unsigned char rx_buf[6])
/// unpack int from can buffer ///
{
 80032f8:	b5b0      	push	{r4, r5, r7, lr}
 80032fa:	b08e      	sub	sp, #56	; 0x38
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
	struct Tmotor reply;
    reply.ID = rx_buf[0]; 						// ID 
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	60bb      	str	r3, [r7, #8]
    int p_int = (rx_buf[1]<<8)|rx_buf[2]; 		//
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	3301      	adds	r3, #1
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	3202      	adds	r2, #2
 8003314:	7812      	ldrb	r2, [r2, #0]
 8003316:	4313      	orrs	r3, r2
 8003318:	637b      	str	r3, [r7, #52]	; 0x34
    int v_int = (rx_buf[3]<<4)|(rx_buf[4]>>4);  //
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	3303      	adds	r3, #3
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	3204      	adds	r2, #4
 8003326:	7812      	ldrb	r2, [r2, #0]
 8003328:	0912      	lsrs	r2, r2, #4
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	4313      	orrs	r3, r2
 800332e:	633b      	str	r3, [r7, #48]	; 0x30
    int t_int = ((rx_buf[4]&0xF)<<8)|rx_buf[5]; //
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	3304      	adds	r3, #4
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	3205      	adds	r2, #5
 8003340:	7812      	ldrb	r2, [r2, #0]
 8003342:	4313      	orrs	r3, r2
 8003344:	62fb      	str	r3, [r7, #44]	; 0x2c
	
    /// convert ints to floats ///
    reply.position = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8003346:	2110      	movs	r1, #16
 8003348:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 800334c:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 8003350:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003352:	f7ff fec4 	bl	80030de <uint_to_float>
 8003356:	eef0 7a40 	vmov.f32	s15, s0
 800335a:	edc7 7a03 	vstr	s15, [r7, #12]
    reply.velocity = uint_to_float(v_int, V_MIN, V_MAX, 12);
 800335e:	210c      	movs	r1, #12
 8003360:	eddf 0a12 	vldr	s1, [pc, #72]	; 80033ac <unpack_RX+0xb4>
 8003364:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80033b0 <unpack_RX+0xb8>
 8003368:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800336a:	f7ff feb8 	bl	80030de <uint_to_float>
 800336e:	eef0 7a40 	vmov.f32	s15, s0
 8003372:	edc7 7a04 	vstr	s15, [r7, #16]
    reply.current = uint_to_float(t_int, T_MIN, T_MAX, 12);
 8003376:	210c      	movs	r1, #12
 8003378:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
 800337c:	eebb 0a02 	vmov.f32	s0, #178	; 0xc1900000 -18.0
 8003380:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003382:	f7ff feac 	bl	80030de <uint_to_float>
 8003386:	eef0 7a40 	vmov.f32	s15, s0
 800338a:	edc7 7a05 	vstr	s15, [r7, #20]
		
	return reply;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	461d      	mov	r5, r3
 8003392:	f107 0408 	add.w	r4, r7, #8
 8003396:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003398:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800339a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800339c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	602b      	str	r3, [r5, #0]
}
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	3738      	adds	r7, #56	; 0x38
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bdb0      	pop	{r4, r5, r7, pc}
 80033aa:	bf00      	nop
 80033ac:	41b9eb85 	.word	0x41b9eb85
 80033b0:	c1b9eb85 	.word	0xc1b9eb85

080033b4 <motor_setdata>:

void motor_setdata(unsigned char rx_buf[6])
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08c      	sub	sp, #48	; 0x30
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
	struct Tmotor reply;
	reply = unpack_RX(rx_buf);
 80033bc:	f107 030c 	add.w	r3, r7, #12
 80033c0:	6879      	ldr	r1, [r7, #4]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff ff98 	bl	80032f8 <unpack_RX>
//	if(reply.ID == 2)
//	{
//		motor2 = reply;
//	}
	switch (reply.ID)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d833      	bhi.n	8003438 <motor_setdata+0x84>
 80033d0:	a201      	add	r2, pc, #4	; (adr r2, 80033d8 <motor_setdata+0x24>)
 80033d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d6:	bf00      	nop
 80033d8:	080033e9 	.word	0x080033e9
 80033dc:	080033fd 	.word	0x080033fd
 80033e0:	08003411 	.word	0x08003411
 80033e4:	08003425 	.word	0x08003425
	{
	case 1:
		motor1.position = reply.position;
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4a15      	ldr	r2, [pc, #84]	; (8003440 <motor_setdata+0x8c>)
 80033ec:	6053      	str	r3, [r2, #4]
		motor1.velocity = reply.velocity;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	4a13      	ldr	r2, [pc, #76]	; (8003440 <motor_setdata+0x8c>)
 80033f2:	6093      	str	r3, [r2, #8]
		motor1.current = reply.current;
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	4a12      	ldr	r2, [pc, #72]	; (8003440 <motor_setdata+0x8c>)
 80033f8:	60d3      	str	r3, [r2, #12]
		break;
 80033fa:	e01d      	b.n	8003438 <motor_setdata+0x84>
	case 2:
		motor2.position = reply.position;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	4a11      	ldr	r2, [pc, #68]	; (8003444 <motor_setdata+0x90>)
 8003400:	6053      	str	r3, [r2, #4]
		motor2.velocity = reply.velocity;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	4a0f      	ldr	r2, [pc, #60]	; (8003444 <motor_setdata+0x90>)
 8003406:	6093      	str	r3, [r2, #8]
		motor2.current = reply.current;
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	4a0e      	ldr	r2, [pc, #56]	; (8003444 <motor_setdata+0x90>)
 800340c:	60d3      	str	r3, [r2, #12]
		break;
 800340e:	e013      	b.n	8003438 <motor_setdata+0x84>
	case 3:
		motor3.position = reply.position;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	4a0d      	ldr	r2, [pc, #52]	; (8003448 <motor_setdata+0x94>)
 8003414:	6053      	str	r3, [r2, #4]
		motor3.velocity = reply.velocity;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	4a0b      	ldr	r2, [pc, #44]	; (8003448 <motor_setdata+0x94>)
 800341a:	6093      	str	r3, [r2, #8]
		motor3.current = reply.current;
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	4a0a      	ldr	r2, [pc, #40]	; (8003448 <motor_setdata+0x94>)
 8003420:	60d3      	str	r3, [r2, #12]
		break;
 8003422:	e009      	b.n	8003438 <motor_setdata+0x84>
	case 4:
		motor4.position = reply.position;
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	4a09      	ldr	r2, [pc, #36]	; (800344c <motor_setdata+0x98>)
 8003428:	6053      	str	r3, [r2, #4]
		motor4.velocity = reply.velocity;
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	4a07      	ldr	r2, [pc, #28]	; (800344c <motor_setdata+0x98>)
 800342e:	6093      	str	r3, [r2, #8]
		motor4.current = reply.current;
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	4a06      	ldr	r2, [pc, #24]	; (800344c <motor_setdata+0x98>)
 8003434:	60d3      	str	r3, [r2, #12]
		break;
 8003436:	bf00      	nop
	}
}
 8003438:	bf00      	nop
 800343a:	3730      	adds	r7, #48	; 0x30
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	2000111c 	.word	0x2000111c
 8003444:	20001140 	.word	0x20001140
 8003448:	20001164 	.word	0x20001164
 800344c:	20001188 	.word	0x20001188

08003450 <motor_control>:

void motor_control(){
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
	pack_TX(motor1.ID, motor1.p_des, motor1.v_des, motor1.kp, motor1.kd, motor1.t_ff);
 8003454:	4b3c      	ldr	r3, [pc, #240]	; (8003548 <motor_control+0xf8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a3b      	ldr	r2, [pc, #236]	; (8003548 <motor_control+0xf8>)
 800345a:	edd2 7a04 	vldr	s15, [r2, #16]
 800345e:	4a3a      	ldr	r2, [pc, #232]	; (8003548 <motor_control+0xf8>)
 8003460:	ed92 7a05 	vldr	s14, [r2, #20]
 8003464:	4a38      	ldr	r2, [pc, #224]	; (8003548 <motor_control+0xf8>)
 8003466:	edd2 6a06 	vldr	s13, [r2, #24]
 800346a:	4a37      	ldr	r2, [pc, #220]	; (8003548 <motor_control+0xf8>)
 800346c:	ed92 6a07 	vldr	s12, [r2, #28]
 8003470:	4a35      	ldr	r2, [pc, #212]	; (8003548 <motor_control+0xf8>)
 8003472:	edd2 5a08 	vldr	s11, [r2, #32]
 8003476:	eeb0 2a65 	vmov.f32	s4, s11
 800347a:	eef0 1a46 	vmov.f32	s3, s12
 800347e:	eeb0 1a66 	vmov.f32	s2, s13
 8003482:	eef0 0a47 	vmov.f32	s1, s14
 8003486:	eeb0 0a67 	vmov.f32	s0, s15
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff fe5a 	bl	8003144 <pack_TX>
	pack_TX(motor2.ID, motor2.p_des, motor2.v_des, motor2.kp, motor2.kd, motor2.t_ff);
 8003490:	4b2e      	ldr	r3, [pc, #184]	; (800354c <motor_control+0xfc>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a2d      	ldr	r2, [pc, #180]	; (800354c <motor_control+0xfc>)
 8003496:	edd2 7a04 	vldr	s15, [r2, #16]
 800349a:	4a2c      	ldr	r2, [pc, #176]	; (800354c <motor_control+0xfc>)
 800349c:	ed92 7a05 	vldr	s14, [r2, #20]
 80034a0:	4a2a      	ldr	r2, [pc, #168]	; (800354c <motor_control+0xfc>)
 80034a2:	edd2 6a06 	vldr	s13, [r2, #24]
 80034a6:	4a29      	ldr	r2, [pc, #164]	; (800354c <motor_control+0xfc>)
 80034a8:	ed92 6a07 	vldr	s12, [r2, #28]
 80034ac:	4a27      	ldr	r2, [pc, #156]	; (800354c <motor_control+0xfc>)
 80034ae:	edd2 5a08 	vldr	s11, [r2, #32]
 80034b2:	eeb0 2a65 	vmov.f32	s4, s11
 80034b6:	eef0 1a46 	vmov.f32	s3, s12
 80034ba:	eeb0 1a66 	vmov.f32	s2, s13
 80034be:	eef0 0a47 	vmov.f32	s1, s14
 80034c2:	eeb0 0a67 	vmov.f32	s0, s15
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7ff fe3c 	bl	8003144 <pack_TX>
	pack_TX(motor3.ID, motor3.p_des, motor3.v_des, motor3.kp, motor3.kd, motor3.t_ff);
 80034cc:	4b20      	ldr	r3, [pc, #128]	; (8003550 <motor_control+0x100>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a1f      	ldr	r2, [pc, #124]	; (8003550 <motor_control+0x100>)
 80034d2:	edd2 7a04 	vldr	s15, [r2, #16]
 80034d6:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <motor_control+0x100>)
 80034d8:	ed92 7a05 	vldr	s14, [r2, #20]
 80034dc:	4a1c      	ldr	r2, [pc, #112]	; (8003550 <motor_control+0x100>)
 80034de:	edd2 6a06 	vldr	s13, [r2, #24]
 80034e2:	4a1b      	ldr	r2, [pc, #108]	; (8003550 <motor_control+0x100>)
 80034e4:	ed92 6a07 	vldr	s12, [r2, #28]
 80034e8:	4a19      	ldr	r2, [pc, #100]	; (8003550 <motor_control+0x100>)
 80034ea:	edd2 5a08 	vldr	s11, [r2, #32]
 80034ee:	eeb0 2a65 	vmov.f32	s4, s11
 80034f2:	eef0 1a46 	vmov.f32	s3, s12
 80034f6:	eeb0 1a66 	vmov.f32	s2, s13
 80034fa:	eef0 0a47 	vmov.f32	s1, s14
 80034fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fe1e 	bl	8003144 <pack_TX>
	pack_TX(motor4.ID, motor4.p_des, motor4.v_des, motor4.kp, motor4.kd, motor4.t_ff);
 8003508:	4b12      	ldr	r3, [pc, #72]	; (8003554 <motor_control+0x104>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a11      	ldr	r2, [pc, #68]	; (8003554 <motor_control+0x104>)
 800350e:	edd2 7a04 	vldr	s15, [r2, #16]
 8003512:	4a10      	ldr	r2, [pc, #64]	; (8003554 <motor_control+0x104>)
 8003514:	ed92 7a05 	vldr	s14, [r2, #20]
 8003518:	4a0e      	ldr	r2, [pc, #56]	; (8003554 <motor_control+0x104>)
 800351a:	edd2 6a06 	vldr	s13, [r2, #24]
 800351e:	4a0d      	ldr	r2, [pc, #52]	; (8003554 <motor_control+0x104>)
 8003520:	ed92 6a07 	vldr	s12, [r2, #28]
 8003524:	4a0b      	ldr	r2, [pc, #44]	; (8003554 <motor_control+0x104>)
 8003526:	edd2 5a08 	vldr	s11, [r2, #32]
 800352a:	eeb0 2a65 	vmov.f32	s4, s11
 800352e:	eef0 1a46 	vmov.f32	s3, s12
 8003532:	eeb0 1a66 	vmov.f32	s2, s13
 8003536:	eef0 0a47 	vmov.f32	s1, s14
 800353a:	eeb0 0a67 	vmov.f32	s0, s15
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff fe00 	bl	8003144 <pack_TX>
}
 8003544:	bf00      	nop
 8003546:	bd80      	pop	{r7, pc}
 8003548:	2000111c 	.word	0x2000111c
 800354c:	20001140 	.word	0x20001140
 8003550:	20001164 	.word	0x20001164
 8003554:	20001188 	.word	0x20001188

08003558 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800355c:	4b0e      	ldr	r3, [pc, #56]	; (8003598 <HAL_Init+0x40>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a0d      	ldr	r2, [pc, #52]	; (8003598 <HAL_Init+0x40>)
 8003562:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003566:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003568:	4b0b      	ldr	r3, [pc, #44]	; (8003598 <HAL_Init+0x40>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a0a      	ldr	r2, [pc, #40]	; (8003598 <HAL_Init+0x40>)
 800356e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003572:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003574:	4b08      	ldr	r3, [pc, #32]	; (8003598 <HAL_Init+0x40>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a07      	ldr	r2, [pc, #28]	; (8003598 <HAL_Init+0x40>)
 800357a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800357e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003580:	2003      	movs	r0, #3
 8003582:	f000 ff5e 	bl	8004442 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003586:	2000      	movs	r0, #0
 8003588:	f7fe fd52 	bl	8002030 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800358c:	f7fe fd24 	bl	8001fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40023c00 	.word	0x40023c00

0800359c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035a0:	4b06      	ldr	r3, [pc, #24]	; (80035bc <HAL_IncTick+0x20>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	461a      	mov	r2, r3
 80035a6:	4b06      	ldr	r3, [pc, #24]	; (80035c0 <HAL_IncTick+0x24>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4413      	add	r3, r2
 80035ac:	4a04      	ldr	r2, [pc, #16]	; (80035c0 <HAL_IncTick+0x24>)
 80035ae:	6013      	str	r3, [r2, #0]
}
 80035b0:	bf00      	nop
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	20000660 	.word	0x20000660
 80035c0:	200011b4 	.word	0x200011b4

080035c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  return uwTick;
 80035c8:	4b03      	ldr	r3, [pc, #12]	; (80035d8 <HAL_GetTick+0x14>)
 80035ca:	681b      	ldr	r3, [r3, #0]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	200011b4 	.word	0x200011b4

080035dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035e4:	f7ff ffee 	bl	80035c4 <HAL_GetTick>
 80035e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f4:	d005      	beq.n	8003602 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <HAL_Delay+0x44>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4413      	add	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003602:	bf00      	nop
 8003604:	f7ff ffde 	bl	80035c4 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	429a      	cmp	r2, r3
 8003612:	d8f7      	bhi.n	8003604 <HAL_Delay+0x28>
  {
  }
}
 8003614:	bf00      	nop
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000660 	.word	0x20000660

08003624 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e0ed      	b.n	8003812 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3020 	ldrb.w	r3, [r3, #32]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fd fde4 	bl	8001210 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0201 	orr.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003658:	f7ff ffb4 	bl	80035c4 <HAL_GetTick>
 800365c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800365e:	e012      	b.n	8003686 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003660:	f7ff ffb0 	bl	80035c4 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b0a      	cmp	r3, #10
 800366c:	d90b      	bls.n	8003686 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2205      	movs	r2, #5
 800367e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e0c5      	b.n	8003812 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 0301 	and.w	r3, r3, #1
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0e5      	beq.n	8003660 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0202 	bic.w	r2, r2, #2
 80036a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036a4:	f7ff ff8e 	bl	80035c4 <HAL_GetTick>
 80036a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036aa:	e012      	b.n	80036d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036ac:	f7ff ff8a 	bl	80035c4 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b0a      	cmp	r3, #10
 80036b8:	d90b      	bls.n	80036d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2205      	movs	r2, #5
 80036ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e09f      	b.n	8003812 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1e5      	bne.n	80036ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	7e1b      	ldrb	r3, [r3, #24]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d108      	bne.n	80036fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	e007      	b.n	800370a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003708:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	7e5b      	ldrb	r3, [r3, #25]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d108      	bne.n	8003724 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	e007      	b.n	8003734 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003732:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	7e9b      	ldrb	r3, [r3, #26]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d108      	bne.n	800374e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0220 	orr.w	r2, r2, #32
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	e007      	b.n	800375e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 0220 	bic.w	r2, r2, #32
 800375c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	7edb      	ldrb	r3, [r3, #27]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d108      	bne.n	8003778 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f022 0210 	bic.w	r2, r2, #16
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	e007      	b.n	8003788 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0210 	orr.w	r2, r2, #16
 8003786:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	7f1b      	ldrb	r3, [r3, #28]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d108      	bne.n	80037a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0208 	orr.w	r2, r2, #8
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	e007      	b.n	80037b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0208 	bic.w	r2, r2, #8
 80037b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7f5b      	ldrb	r3, [r3, #29]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d108      	bne.n	80037cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f042 0204 	orr.w	r2, r2, #4
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	e007      	b.n	80037dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0204 	bic.w	r2, r2, #4
 80037da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	431a      	orrs	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	ea42 0103 	orr.w	r1, r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	1e5a      	subs	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
	...

0800381c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800381c:	b480      	push	{r7}
 800381e:	b087      	sub	sp, #28
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003832:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003834:	7cfb      	ldrb	r3, [r7, #19]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d003      	beq.n	8003842 <HAL_CAN_ConfigFilter+0x26>
 800383a:	7cfb      	ldrb	r3, [r7, #19]
 800383c:	2b02      	cmp	r3, #2
 800383e:	f040 80be 	bne.w	80039be <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003842:	4b65      	ldr	r3, [pc, #404]	; (80039d8 <HAL_CAN_ConfigFilter+0x1bc>)
 8003844:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800384c:	f043 0201 	orr.w	r2, r3, #1
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800385c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	021b      	lsls	r3, r3, #8
 8003872:	431a      	orrs	r2, r3
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	2201      	movs	r2, #1
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	43db      	mvns	r3, r3
 8003894:	401a      	ands	r2, r3
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d123      	bne.n	80038ec <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	401a      	ands	r2, r3
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038c6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	3248      	adds	r2, #72	; 0x48
 80038cc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038e0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038e2:	6979      	ldr	r1, [r7, #20]
 80038e4:	3348      	adds	r3, #72	; 0x48
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	440b      	add	r3, r1
 80038ea:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d122      	bne.n	800393a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	431a      	orrs	r2, r3
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003914:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	3248      	adds	r2, #72	; 0x48
 800391a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800392e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003930:	6979      	ldr	r1, [r7, #20]
 8003932:	3348      	adds	r3, #72	; 0x48
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	440b      	add	r3, r1
 8003938:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d109      	bne.n	8003956 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	43db      	mvns	r3, r3
 800394c:	401a      	ands	r2, r3
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003954:	e007      	b.n	8003966 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	431a      	orrs	r2, r3
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d109      	bne.n	8003982 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	43db      	mvns	r3, r3
 8003978:	401a      	ands	r2, r3
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003980:	e007      	b.n	8003992 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	431a      	orrs	r2, r3
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d107      	bne.n	80039aa <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	431a      	orrs	r2, r3
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80039b0:	f023 0201 	bic.w	r2, r3, #1
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e006      	b.n	80039cc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
  }
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	40006400 	.word	0x40006400

080039dc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d12e      	bne.n	8003a4e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0201 	bic.w	r2, r2, #1
 8003a06:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a08:	f7ff fddc 	bl	80035c4 <HAL_GetTick>
 8003a0c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a0e:	e012      	b.n	8003a36 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a10:	f7ff fdd8 	bl	80035c4 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b0a      	cmp	r3, #10
 8003a1c:	d90b      	bls.n	8003a36 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a22:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2205      	movs	r2, #5
 8003a2e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e012      	b.n	8003a5c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1e5      	bne.n	8003a10 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e006      	b.n	8003a5c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
  }
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b089      	sub	sp, #36	; 0x24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a78:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a82:	7ffb      	ldrb	r3, [r7, #31]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d003      	beq.n	8003a90 <HAL_CAN_AddTxMessage+0x2c>
 8003a88:	7ffb      	ldrb	r3, [r7, #31]
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	f040 80b8 	bne.w	8003c00 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10a      	bne.n	8003ab0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d105      	bne.n	8003ab0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 80a0 	beq.w	8003bf0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	0e1b      	lsrs	r3, r3, #24
 8003ab4:	f003 0303 	and.w	r3, r3, #3
 8003ab8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d907      	bls.n	8003ad0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e09e      	b.n	8003c0e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	409a      	lsls	r2, r3
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10d      	bne.n	8003afe <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003aec:	68f9      	ldr	r1, [r7, #12]
 8003aee:	6809      	ldr	r1, [r1, #0]
 8003af0:	431a      	orrs	r2, r3
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	3318      	adds	r3, #24
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	440b      	add	r3, r1
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	e00f      	b.n	8003b1e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b08:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b0e:	68f9      	ldr	r1, [r7, #12]
 8003b10:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003b12:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3318      	adds	r3, #24
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	440b      	add	r3, r1
 8003b1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6819      	ldr	r1, [r3, #0]
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	3318      	adds	r3, #24
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	440b      	add	r3, r1
 8003b2e:	3304      	adds	r3, #4
 8003b30:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	7d1b      	ldrb	r3, [r3, #20]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d111      	bne.n	8003b5e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	3318      	adds	r3, #24
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	4413      	add	r3, r2
 8003b46:	3304      	adds	r3, #4
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	6811      	ldr	r1, [r2, #0]
 8003b4e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	3318      	adds	r3, #24
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	440b      	add	r3, r1
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3307      	adds	r3, #7
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	061a      	lsls	r2, r3, #24
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3306      	adds	r3, #6
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	041b      	lsls	r3, r3, #16
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	3305      	adds	r3, #5
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	3204      	adds	r2, #4
 8003b7e:	7812      	ldrb	r2, [r2, #0]
 8003b80:	4610      	mov	r0, r2
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	6811      	ldr	r1, [r2, #0]
 8003b86:	ea43 0200 	orr.w	r2, r3, r0
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	440b      	add	r3, r1
 8003b90:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003b94:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3303      	adds	r3, #3
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	061a      	lsls	r2, r3, #24
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3302      	adds	r3, #2
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	041b      	lsls	r3, r3, #16
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3301      	adds	r3, #1
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	7812      	ldrb	r2, [r2, #0]
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	6811      	ldr	r1, [r2, #0]
 8003bbc:	ea43 0200 	orr.w	r2, r3, r0
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	440b      	add	r3, r1
 8003bc6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003bca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	3318      	adds	r3, #24
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	4413      	add	r3, r2
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	6811      	ldr	r1, [r2, #0]
 8003bde:	f043 0201 	orr.w	r2, r3, #1
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	3318      	adds	r3, #24
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	440b      	add	r3, r1
 8003bea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	e00e      	b.n	8003c0e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e006      	b.n	8003c0e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
  }
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3724      	adds	r7, #36	; 0x24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b087      	sub	sp, #28
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	60b9      	str	r1, [r7, #8]
 8003c24:	607a      	str	r2, [r7, #4]
 8003c26:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c2e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c30:	7dfb      	ldrb	r3, [r7, #23]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d003      	beq.n	8003c3e <HAL_CAN_GetRxMessage+0x24>
 8003c36:	7dfb      	ldrb	r3, [r7, #23]
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	f040 80f3 	bne.w	8003e24 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10e      	bne.n	8003c62 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d116      	bne.n	8003c80 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e0e7      	b.n	8003e32 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	f003 0303 	and.w	r3, r3, #3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d107      	bne.n	8003c80 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c74:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0d8      	b.n	8003e32 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	331b      	adds	r3, #27
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	4413      	add	r3, r2
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0204 	and.w	r2, r3, #4
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10c      	bne.n	8003cb8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	331b      	adds	r3, #27
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	4413      	add	r3, r2
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	0d5b      	lsrs	r3, r3, #21
 8003cae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	e00b      	b.n	8003cd0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	331b      	adds	r3, #27
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	4413      	add	r3, r2
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	08db      	lsrs	r3, r3, #3
 8003cc8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	331b      	adds	r3, #27
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	4413      	add	r3, r2
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0202 	and.w	r2, r3, #2
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	331b      	adds	r3, #27
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	4413      	add	r3, r2
 8003cf2:	3304      	adds	r3, #4
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 020f 	and.w	r2, r3, #15
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	331b      	adds	r3, #27
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	4413      	add	r3, r2
 8003d0a:	3304      	adds	r3, #4
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	0a1b      	lsrs	r3, r3, #8
 8003d10:	b2da      	uxtb	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	331b      	adds	r3, #27
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	4413      	add	r3, r2
 8003d22:	3304      	adds	r3, #4
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	0c1b      	lsrs	r3, r3, #16
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	4413      	add	r3, r2
 8003d38:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	b2da      	uxtb	r2, r3
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	4413      	add	r3, r2
 8003d4e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	0a1a      	lsrs	r2, r3, #8
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	011b      	lsls	r3, r3, #4
 8003d66:	4413      	add	r3, r2
 8003d68:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	0c1a      	lsrs	r2, r3, #16
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	3302      	adds	r3, #2
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	4413      	add	r3, r2
 8003d82:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	0e1a      	lsrs	r2, r3, #24
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	3303      	adds	r3, #3
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	4413      	add	r3, r2
 8003d9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	3304      	adds	r3, #4
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	4413      	add	r3, r2
 8003db4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	0a1a      	lsrs	r2, r3, #8
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	3305      	adds	r3, #5
 8003dc0:	b2d2      	uxtb	r2, r2
 8003dc2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	4413      	add	r3, r2
 8003dce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	0c1a      	lsrs	r2, r3, #16
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	3306      	adds	r3, #6
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	011b      	lsls	r3, r3, #4
 8003de6:	4413      	add	r3, r2
 8003de8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	0e1a      	lsrs	r2, r3, #24
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	3307      	adds	r3, #7
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d108      	bne.n	8003e10 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68da      	ldr	r2, [r3, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f042 0220 	orr.w	r2, r2, #32
 8003e0c:	60da      	str	r2, [r3, #12]
 8003e0e:	e007      	b.n	8003e20 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	691a      	ldr	r2, [r3, #16]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0220 	orr.w	r2, r2, #32
 8003e1e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003e20:	2300      	movs	r3, #0
 8003e22:	e006      	b.n	8003e32 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
  }
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	371c      	adds	r7, #28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b085      	sub	sp, #20
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e4e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d002      	beq.n	8003e5c <HAL_CAN_ActivateNotification+0x1e>
 8003e56:	7bfb      	ldrb	r3, [r7, #15]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d109      	bne.n	8003e70 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6959      	ldr	r1, [r3, #20]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	e006      	b.n	8003e7e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
  }
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b08a      	sub	sp, #40	; 0x28
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003e92:	2300      	movs	r3, #0
 8003e94:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d07c      	beq.n	8003fca <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d023      	beq.n	8003f22 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 f983 	bl	80041f8 <HAL_CAN_TxMailbox0CompleteCallback>
 8003ef2:	e016      	b.n	8003f22 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d004      	beq.n	8003f08 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f04:	627b      	str	r3, [r7, #36]	; 0x24
 8003f06:	e00c      	b.n	8003f22 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	f003 0308 	and.w	r3, r3, #8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d004      	beq.n	8003f1c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1a:	e002      	b.n	8003f22 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f989 	bl	8004234 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d024      	beq.n	8003f76 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f34:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 f963 	bl	800420c <HAL_CAN_TxMailbox1CompleteCallback>
 8003f46:	e016      	b.n	8003f76 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d004      	beq.n	8003f5c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f58:	627b      	str	r3, [r7, #36]	; 0x24
 8003f5a:	e00c      	b.n	8003f76 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d004      	beq.n	8003f70 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f6e:	e002      	b.n	8003f76 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f969 	bl	8004248 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d024      	beq.n	8003fca <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f88:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 f943 	bl	8004220 <HAL_CAN_TxMailbox2CompleteCallback>
 8003f9a:	e016      	b.n	8003fca <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d004      	beq.n	8003fb0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fac:	627b      	str	r3, [r7, #36]	; 0x24
 8003fae:	e00c      	b.n	8003fca <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d004      	beq.n	8003fc4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003fc2:	e002      	b.n	8003fca <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f949 	bl	800425c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00c      	beq.n	8003fee <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f003 0310 	and.w	r3, r3, #16
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d007      	beq.n	8003fee <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fe4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2210      	movs	r2, #16
 8003fec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00b      	beq.n	8004010 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d006      	beq.n	8004010 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2208      	movs	r2, #8
 8004008:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f930 	bl	8004270 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d009      	beq.n	800402e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	f003 0303 	and.w	r3, r3, #3
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7fd f9af 	bl	800138c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00c      	beq.n	8004052 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	f003 0310 	and.w	r3, r3, #16
 800403e:	2b00      	cmp	r3, #0
 8004040:	d007      	beq.n	8004052 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004044:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004048:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2210      	movs	r2, #16
 8004050:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	f003 0320 	and.w	r3, r3, #32
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00b      	beq.n	8004074 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	f003 0308 	and.w	r3, r3, #8
 8004062:	2b00      	cmp	r3, #0
 8004064:	d006      	beq.n	8004074 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2208      	movs	r2, #8
 800406c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f912 	bl	8004298 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004074:	6a3b      	ldr	r3, [r7, #32]
 8004076:	f003 0310 	and.w	r3, r3, #16
 800407a:	2b00      	cmp	r3, #0
 800407c:	d009      	beq.n	8004092 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	f003 0303 	and.w	r3, r3, #3
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f8f9 	bl	8004284 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00b      	beq.n	80040b4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d006      	beq.n	80040b4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2210      	movs	r2, #16
 80040ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f8fc 	bl	80042ac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00b      	beq.n	80040d6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d006      	beq.n	80040d6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2208      	movs	r2, #8
 80040ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f8f5 	bl	80042c0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d07b      	beq.n	80041d8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d072      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	f043 0301 	orr.w	r3, r3, #1
 8004104:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800410c:	2b00      	cmp	r3, #0
 800410e:	d008      	beq.n	8004122 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800411a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411c:	f043 0302 	orr.w	r3, r3, #2
 8004120:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	f043 0304 	orr.w	r3, r3, #4
 800413c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004144:	2b00      	cmp	r3, #0
 8004146:	d043      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800414e:	2b00      	cmp	r3, #0
 8004150:	d03e      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004158:	2b60      	cmp	r3, #96	; 0x60
 800415a:	d02b      	beq.n	80041b4 <HAL_CAN_IRQHandler+0x32a>
 800415c:	2b60      	cmp	r3, #96	; 0x60
 800415e:	d82e      	bhi.n	80041be <HAL_CAN_IRQHandler+0x334>
 8004160:	2b50      	cmp	r3, #80	; 0x50
 8004162:	d022      	beq.n	80041aa <HAL_CAN_IRQHandler+0x320>
 8004164:	2b50      	cmp	r3, #80	; 0x50
 8004166:	d82a      	bhi.n	80041be <HAL_CAN_IRQHandler+0x334>
 8004168:	2b40      	cmp	r3, #64	; 0x40
 800416a:	d019      	beq.n	80041a0 <HAL_CAN_IRQHandler+0x316>
 800416c:	2b40      	cmp	r3, #64	; 0x40
 800416e:	d826      	bhi.n	80041be <HAL_CAN_IRQHandler+0x334>
 8004170:	2b30      	cmp	r3, #48	; 0x30
 8004172:	d010      	beq.n	8004196 <HAL_CAN_IRQHandler+0x30c>
 8004174:	2b30      	cmp	r3, #48	; 0x30
 8004176:	d822      	bhi.n	80041be <HAL_CAN_IRQHandler+0x334>
 8004178:	2b10      	cmp	r3, #16
 800417a:	d002      	beq.n	8004182 <HAL_CAN_IRQHandler+0x2f8>
 800417c:	2b20      	cmp	r3, #32
 800417e:	d005      	beq.n	800418c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004180:	e01d      	b.n	80041be <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	f043 0308 	orr.w	r3, r3, #8
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800418a:	e019      	b.n	80041c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800418c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418e:	f043 0310 	orr.w	r3, r3, #16
 8004192:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004194:	e014      	b.n	80041c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	f043 0320 	orr.w	r3, r3, #32
 800419c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800419e:	e00f      	b.n	80041c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80041a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041a8:	e00a      	b.n	80041c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80041aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041b2:	e005      	b.n	80041c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80041b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80041bc:	e000      	b.n	80041c0 <HAL_CAN_IRQHandler+0x336>
            break;
 80041be:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699a      	ldr	r2, [r3, #24]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80041ce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2204      	movs	r2, #4
 80041d6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80041d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d008      	beq.n	80041f0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	431a      	orrs	r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f872 	bl	80042d4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80041f0:	bf00      	nop
 80041f2:	3728      	adds	r7, #40	; 0x28
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <__NVIC_SetPriorityGrouping+0x44>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004304:	4013      	ands	r3, r2
 8004306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800431a:	4a04      	ldr	r2, [pc, #16]	; (800432c <__NVIC_SetPriorityGrouping+0x44>)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	60d3      	str	r3, [r2, #12]
}
 8004320:	bf00      	nop
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004334:	4b04      	ldr	r3, [pc, #16]	; (8004348 <__NVIC_GetPriorityGrouping+0x18>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	f003 0307 	and.w	r3, r3, #7
}
 800433e:	4618      	mov	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	e000ed00 	.word	0xe000ed00

0800434c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	2b00      	cmp	r3, #0
 800435c:	db0b      	blt.n	8004376 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	f003 021f 	and.w	r2, r3, #31
 8004364:	4907      	ldr	r1, [pc, #28]	; (8004384 <__NVIC_EnableIRQ+0x38>)
 8004366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	2001      	movs	r0, #1
 800436e:	fa00 f202 	lsl.w	r2, r0, r2
 8004372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	e000e100 	.word	0xe000e100

08004388 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	6039      	str	r1, [r7, #0]
 8004392:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004398:	2b00      	cmp	r3, #0
 800439a:	db0a      	blt.n	80043b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	490c      	ldr	r1, [pc, #48]	; (80043d4 <__NVIC_SetPriority+0x4c>)
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	0112      	lsls	r2, r2, #4
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	440b      	add	r3, r1
 80043ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043b0:	e00a      	b.n	80043c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	4908      	ldr	r1, [pc, #32]	; (80043d8 <__NVIC_SetPriority+0x50>)
 80043b8:	79fb      	ldrb	r3, [r7, #7]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	3b04      	subs	r3, #4
 80043c0:	0112      	lsls	r2, r2, #4
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	440b      	add	r3, r1
 80043c6:	761a      	strb	r2, [r3, #24]
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	e000e100 	.word	0xe000e100
 80043d8:	e000ed00 	.word	0xe000ed00

080043dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043dc:	b480      	push	{r7}
 80043de:	b089      	sub	sp, #36	; 0x24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f1c3 0307 	rsb	r3, r3, #7
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	bf28      	it	cs
 80043fa:	2304      	movcs	r3, #4
 80043fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3304      	adds	r3, #4
 8004402:	2b06      	cmp	r3, #6
 8004404:	d902      	bls.n	800440c <NVIC_EncodePriority+0x30>
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3b03      	subs	r3, #3
 800440a:	e000      	b.n	800440e <NVIC_EncodePriority+0x32>
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	43da      	mvns	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	401a      	ands	r2, r3
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004424:	f04f 31ff 	mov.w	r1, #4294967295
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	fa01 f303 	lsl.w	r3, r1, r3
 800442e:	43d9      	mvns	r1, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004434:	4313      	orrs	r3, r2
         );
}
 8004436:	4618      	mov	r0, r3
 8004438:	3724      	adds	r7, #36	; 0x24
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff ff4c 	bl	80042e8 <__NVIC_SetPriorityGrouping>
}
 8004450:	bf00      	nop
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800446a:	f7ff ff61 	bl	8004330 <__NVIC_GetPriorityGrouping>
 800446e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	6978      	ldr	r0, [r7, #20]
 8004476:	f7ff ffb1 	bl	80043dc <NVIC_EncodePriority>
 800447a:	4602      	mov	r2, r0
 800447c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004480:	4611      	mov	r1, r2
 8004482:	4618      	mov	r0, r3
 8004484:	f7ff ff80 	bl	8004388 <__NVIC_SetPriority>
}
 8004488:	bf00      	nop
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800449a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449e:	4618      	mov	r0, r3
 80044a0:	f7ff ff54 	bl	800434c <__NVIC_EnableIRQ>
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80044b8:	f7ff f884 	bl	80035c4 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e099      	b.n	80045fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0201 	bic.w	r2, r2, #1
 80044e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044e8:	e00f      	b.n	800450a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044ea:	f7ff f86b 	bl	80035c4 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b05      	cmp	r3, #5
 80044f6:	d908      	bls.n	800450a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2220      	movs	r2, #32
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2203      	movs	r2, #3
 8004502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e078      	b.n	80045fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e8      	bne.n	80044ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	4b38      	ldr	r3, [pc, #224]	; (8004604 <HAL_DMA_Init+0x158>)
 8004524:	4013      	ands	r3, r2
 8004526:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004536:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004542:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800454e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	2b04      	cmp	r3, #4
 8004562:	d107      	bne.n	8004574 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456c:	4313      	orrs	r3, r2
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	4313      	orrs	r3, r2
 8004572:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	f023 0307 	bic.w	r3, r3, #7
 800458a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	4313      	orrs	r3, r2
 8004594:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	2b04      	cmp	r3, #4
 800459c:	d117      	bne.n	80045ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00e      	beq.n	80045ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fb01 	bl	8004bb8 <DMA_CheckFifoParam>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d008      	beq.n	80045ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2240      	movs	r2, #64	; 0x40
 80045c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80045ca:	2301      	movs	r3, #1
 80045cc:	e016      	b.n	80045fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fab8 	bl	8004b4c <DMA_CalcBaseAndBitshift>
 80045dc:	4603      	mov	r3, r0
 80045de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e4:	223f      	movs	r2, #63	; 0x3f
 80045e6:	409a      	lsls	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	f010803f 	.word	0xf010803f

08004608 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004616:	2300      	movs	r3, #0
 8004618:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <HAL_DMA_Start_IT+0x26>
 800462a:	2302      	movs	r3, #2
 800462c:	e040      	b.n	80046b0 <HAL_DMA_Start_IT+0xa8>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b01      	cmp	r3, #1
 8004640:	d12f      	bne.n	80046a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2202      	movs	r2, #2
 8004646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 fa4a 	bl	8004af0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004660:	223f      	movs	r2, #63	; 0x3f
 8004662:	409a      	lsls	r2, r3
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0216 	orr.w	r2, r2, #22
 8004676:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	d007      	beq.n	8004690 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0208 	orr.w	r2, r2, #8
 800468e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0201 	orr.w	r2, r2, #1
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e005      	b.n	80046ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046aa:	2302      	movs	r3, #2
 80046ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80046ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80046c6:	f7fe ff7d 	bl	80035c4 <HAL_GetTick>
 80046ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d008      	beq.n	80046ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2280      	movs	r2, #128	; 0x80
 80046dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e052      	b.n	8004790 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0216 	bic.w	r2, r2, #22
 80046f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004708:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d103      	bne.n	800471a <HAL_DMA_Abort+0x62>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004716:	2b00      	cmp	r3, #0
 8004718:	d007      	beq.n	800472a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f022 0208 	bic.w	r2, r2, #8
 8004728:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 0201 	bic.w	r2, r2, #1
 8004738:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800473a:	e013      	b.n	8004764 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800473c:	f7fe ff42 	bl	80035c4 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b05      	cmp	r3, #5
 8004748:	d90c      	bls.n	8004764 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2220      	movs	r2, #32
 800474e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2203      	movs	r2, #3
 8004754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e015      	b.n	8004790 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1e4      	bne.n	800473c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	223f      	movs	r2, #63	; 0x3f
 8004778:	409a      	lsls	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d004      	beq.n	80047b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2280      	movs	r2, #128	; 0x80
 80047b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e00c      	b.n	80047d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2205      	movs	r2, #5
 80047ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0201 	bic.w	r2, r2, #1
 80047cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047e8:	4b8e      	ldr	r3, [pc, #568]	; (8004a24 <HAL_DMA_IRQHandler+0x248>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a8e      	ldr	r2, [pc, #568]	; (8004a28 <HAL_DMA_IRQHandler+0x24c>)
 80047ee:	fba2 2303 	umull	r2, r3, r2, r3
 80047f2:	0a9b      	lsrs	r3, r3, #10
 80047f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004806:	2208      	movs	r2, #8
 8004808:	409a      	lsls	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	4013      	ands	r3, r2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d01a      	beq.n	8004848 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	d013      	beq.n	8004848 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 0204 	bic.w	r2, r2, #4
 800482e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004834:	2208      	movs	r2, #8
 8004836:	409a      	lsls	r2, r3
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004840:	f043 0201 	orr.w	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484c:	2201      	movs	r2, #1
 800484e:	409a      	lsls	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4013      	ands	r3, r2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d012      	beq.n	800487e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00b      	beq.n	800487e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800486a:	2201      	movs	r2, #1
 800486c:	409a      	lsls	r2, r3
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004876:	f043 0202 	orr.w	r2, r3, #2
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004882:	2204      	movs	r2, #4
 8004884:	409a      	lsls	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4013      	ands	r3, r2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d012      	beq.n	80048b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00b      	beq.n	80048b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a0:	2204      	movs	r2, #4
 80048a2:	409a      	lsls	r2, r3
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ac:	f043 0204 	orr.w	r2, r3, #4
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b8:	2210      	movs	r2, #16
 80048ba:	409a      	lsls	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4013      	ands	r3, r2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d043      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0308 	and.w	r3, r3, #8
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d03c      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d6:	2210      	movs	r2, #16
 80048d8:	409a      	lsls	r2, r3
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d018      	beq.n	800491e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d108      	bne.n	800490c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d024      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	4798      	blx	r3
 800490a:	e01f      	b.n	800494c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004910:	2b00      	cmp	r3, #0
 8004912:	d01b      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	4798      	blx	r3
 800491c:	e016      	b.n	800494c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004928:	2b00      	cmp	r3, #0
 800492a:	d107      	bne.n	800493c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0208 	bic.w	r2, r2, #8
 800493a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004950:	2220      	movs	r2, #32
 8004952:	409a      	lsls	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4013      	ands	r3, r2
 8004958:	2b00      	cmp	r3, #0
 800495a:	f000 808f 	beq.w	8004a7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 8087 	beq.w	8004a7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004972:	2220      	movs	r2, #32
 8004974:	409a      	lsls	r2, r3
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b05      	cmp	r3, #5
 8004984:	d136      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0216 	bic.w	r2, r2, #22
 8004994:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695a      	ldr	r2, [r3, #20]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d103      	bne.n	80049b6 <HAL_DMA_IRQHandler+0x1da>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0208 	bic.w	r2, r2, #8
 80049c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ca:	223f      	movs	r2, #63	; 0x3f
 80049cc:	409a      	lsls	r2, r3
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d07e      	beq.n	8004ae8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
        }
        return;
 80049f2:	e079      	b.n	8004ae8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d01d      	beq.n	8004a3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10d      	bne.n	8004a2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d031      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	4798      	blx	r3
 8004a20:	e02c      	b.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
 8004a22:	bf00      	nop
 8004a24:	20000000 	.word	0x20000000
 8004a28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d023      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	4798      	blx	r3
 8004a3c:	e01e      	b.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10f      	bne.n	8004a6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0210 	bic.w	r2, r2, #16
 8004a5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d032      	beq.n	8004aea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d022      	beq.n	8004ad6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2205      	movs	r2, #5
 8004a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0201 	bic.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	60bb      	str	r3, [r7, #8]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d307      	bcc.n	8004ac4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1f2      	bne.n	8004aa8 <HAL_DMA_IRQHandler+0x2cc>
 8004ac2:	e000      	b.n	8004ac6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004ac4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d005      	beq.n	8004aea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	4798      	blx	r3
 8004ae6:	e000      	b.n	8004aea <HAL_DMA_IRQHandler+0x30e>
        return;
 8004ae8:	bf00      	nop
    }
  }
}
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	683a      	ldr	r2, [r7, #0]
 8004b14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2b40      	cmp	r3, #64	; 0x40
 8004b1c:	d108      	bne.n	8004b30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b2e:	e007      	b.n	8004b40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	60da      	str	r2, [r3, #12]
}
 8004b40:	bf00      	nop
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	3b10      	subs	r3, #16
 8004b5c:	4a14      	ldr	r2, [pc, #80]	; (8004bb0 <DMA_CalcBaseAndBitshift+0x64>)
 8004b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b62:	091b      	lsrs	r3, r3, #4
 8004b64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b66:	4a13      	ldr	r2, [pc, #76]	; (8004bb4 <DMA_CalcBaseAndBitshift+0x68>)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	461a      	mov	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d909      	bls.n	8004b8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b82:	f023 0303 	bic.w	r3, r3, #3
 8004b86:	1d1a      	adds	r2, r3, #4
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	659a      	str	r2, [r3, #88]	; 0x58
 8004b8c:	e007      	b.n	8004b9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b96:	f023 0303 	bic.w	r3, r3, #3
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	aaaaaaab 	.word	0xaaaaaaab
 8004bb4:	0800db04 	.word	0x0800db04

08004bb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d11f      	bne.n	8004c12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b03      	cmp	r3, #3
 8004bd6:	d856      	bhi.n	8004c86 <DMA_CheckFifoParam+0xce>
 8004bd8:	a201      	add	r2, pc, #4	; (adr r2, 8004be0 <DMA_CheckFifoParam+0x28>)
 8004bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bde:	bf00      	nop
 8004be0:	08004bf1 	.word	0x08004bf1
 8004be4:	08004c03 	.word	0x08004c03
 8004be8:	08004bf1 	.word	0x08004bf1
 8004bec:	08004c87 	.word	0x08004c87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d046      	beq.n	8004c8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c00:	e043      	b.n	8004c8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c0a:	d140      	bne.n	8004c8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c10:	e03d      	b.n	8004c8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c1a:	d121      	bne.n	8004c60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d837      	bhi.n	8004c92 <DMA_CheckFifoParam+0xda>
 8004c22:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <DMA_CheckFifoParam+0x70>)
 8004c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c28:	08004c39 	.word	0x08004c39
 8004c2c:	08004c3f 	.word	0x08004c3f
 8004c30:	08004c39 	.word	0x08004c39
 8004c34:	08004c51 	.word	0x08004c51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c3c:	e030      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d025      	beq.n	8004c96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c4e:	e022      	b.n	8004c96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c58:	d11f      	bne.n	8004c9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c5e:	e01c      	b.n	8004c9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d903      	bls.n	8004c6e <DMA_CheckFifoParam+0xb6>
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d003      	beq.n	8004c74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c6c:	e018      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
      break;
 8004c72:	e015      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00e      	beq.n	8004c9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      break;
 8004c84:	e00b      	b.n	8004c9e <DMA_CheckFifoParam+0xe6>
      break;
 8004c86:	bf00      	nop
 8004c88:	e00a      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e008      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c8e:	bf00      	nop
 8004c90:	e006      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c92:	bf00      	nop
 8004c94:	e004      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c96:	bf00      	nop
 8004c98:	e002      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004c9a:	bf00      	nop
 8004c9c:	e000      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c9e:	bf00      	nop
    }
  } 
  
  return status; 
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop

08004cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b089      	sub	sp, #36	; 0x24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
 8004cca:	e16b      	b.n	8004fa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ccc:	2201      	movs	r2, #1
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4013      	ands	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	f040 815a 	bne.w	8004f9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d005      	beq.n	8004d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d130      	bne.n	8004d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	2203      	movs	r2, #3
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	43db      	mvns	r3, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4013      	ands	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	fa02 f303 	lsl.w	r3, r2, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d38:	2201      	movs	r2, #1
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	4013      	ands	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	091b      	lsrs	r3, r3, #4
 8004d4e:	f003 0201 	and.w	r2, r3, #1
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d017      	beq.n	8004da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f003 0303 	and.w	r3, r3, #3
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d123      	bne.n	8004df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	08da      	lsrs	r2, r3, #3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	3208      	adds	r2, #8
 8004db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	220f      	movs	r2, #15
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	08da      	lsrs	r2, r3, #3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3208      	adds	r2, #8
 8004dee:	69b9      	ldr	r1, [r7, #24]
 8004df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	2203      	movs	r2, #3
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	43db      	mvns	r3, r3
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	4013      	ands	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f003 0203 	and.w	r2, r3, #3
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	005b      	lsls	r3, r3, #1
 8004e18:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 80b4 	beq.w	8004f9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	4b60      	ldr	r3, [pc, #384]	; (8004fbc <HAL_GPIO_Init+0x30c>)
 8004e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3e:	4a5f      	ldr	r2, [pc, #380]	; (8004fbc <HAL_GPIO_Init+0x30c>)
 8004e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e44:	6453      	str	r3, [r2, #68]	; 0x44
 8004e46:	4b5d      	ldr	r3, [pc, #372]	; (8004fbc <HAL_GPIO_Init+0x30c>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e52:	4a5b      	ldr	r2, [pc, #364]	; (8004fc0 <HAL_GPIO_Init+0x310>)
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	089b      	lsrs	r3, r3, #2
 8004e58:	3302      	adds	r3, #2
 8004e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	220f      	movs	r2, #15
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4013      	ands	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a52      	ldr	r2, [pc, #328]	; (8004fc4 <HAL_GPIO_Init+0x314>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d02b      	beq.n	8004ed6 <HAL_GPIO_Init+0x226>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a51      	ldr	r2, [pc, #324]	; (8004fc8 <HAL_GPIO_Init+0x318>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d025      	beq.n	8004ed2 <HAL_GPIO_Init+0x222>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a50      	ldr	r2, [pc, #320]	; (8004fcc <HAL_GPIO_Init+0x31c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d01f      	beq.n	8004ece <HAL_GPIO_Init+0x21e>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a4f      	ldr	r2, [pc, #316]	; (8004fd0 <HAL_GPIO_Init+0x320>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d019      	beq.n	8004eca <HAL_GPIO_Init+0x21a>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a4e      	ldr	r2, [pc, #312]	; (8004fd4 <HAL_GPIO_Init+0x324>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d013      	beq.n	8004ec6 <HAL_GPIO_Init+0x216>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a4d      	ldr	r2, [pc, #308]	; (8004fd8 <HAL_GPIO_Init+0x328>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d00d      	beq.n	8004ec2 <HAL_GPIO_Init+0x212>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a4c      	ldr	r2, [pc, #304]	; (8004fdc <HAL_GPIO_Init+0x32c>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d007      	beq.n	8004ebe <HAL_GPIO_Init+0x20e>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a4b      	ldr	r2, [pc, #300]	; (8004fe0 <HAL_GPIO_Init+0x330>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d101      	bne.n	8004eba <HAL_GPIO_Init+0x20a>
 8004eb6:	2307      	movs	r3, #7
 8004eb8:	e00e      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004eba:	2308      	movs	r3, #8
 8004ebc:	e00c      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ebe:	2306      	movs	r3, #6
 8004ec0:	e00a      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ec2:	2305      	movs	r3, #5
 8004ec4:	e008      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ec6:	2304      	movs	r3, #4
 8004ec8:	e006      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e004      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e002      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	69fa      	ldr	r2, [r7, #28]
 8004eda:	f002 0203 	and.w	r2, r2, #3
 8004ede:	0092      	lsls	r2, r2, #2
 8004ee0:	4093      	lsls	r3, r2
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ee8:	4935      	ldr	r1, [pc, #212]	; (8004fc0 <HAL_GPIO_Init+0x310>)
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	089b      	lsrs	r3, r3, #2
 8004eee:	3302      	adds	r3, #2
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ef6:	4b3b      	ldr	r3, [pc, #236]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	43db      	mvns	r3, r3
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	4013      	ands	r3, r2
 8004f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f1a:	4a32      	ldr	r2, [pc, #200]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f20:	4b30      	ldr	r3, [pc, #192]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f44:	4a27      	ldr	r2, [pc, #156]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f4a:	4b26      	ldr	r3, [pc, #152]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	43db      	mvns	r3, r3
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	4013      	ands	r3, r2
 8004f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f6e:	4a1d      	ldr	r2, [pc, #116]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f74:	4b1b      	ldr	r3, [pc, #108]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	43db      	mvns	r3, r3
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	4013      	ands	r3, r2
 8004f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f90:	69ba      	ldr	r2, [r7, #24]
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f98:	4a12      	ldr	r2, [pc, #72]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	61fb      	str	r3, [r7, #28]
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	f67f ae90 	bls.w	8004ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004fac:	bf00      	nop
 8004fae:	bf00      	nop
 8004fb0:	3724      	adds	r7, #36	; 0x24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	40013800 	.word	0x40013800
 8004fc4:	40020000 	.word	0x40020000
 8004fc8:	40020400 	.word	0x40020400
 8004fcc:	40020800 	.word	0x40020800
 8004fd0:	40020c00 	.word	0x40020c00
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	40021400 	.word	0x40021400
 8004fdc:	40021800 	.word	0x40021800
 8004fe0:	40021c00 	.word	0x40021c00
 8004fe4:	40013c00 	.word	0x40013c00

08004fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	807b      	strh	r3, [r7, #2]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ff8:	787b      	ldrb	r3, [r7, #1]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ffe:	887a      	ldrh	r2, [r7, #2]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005004:	e003      	b.n	800500e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005006:	887b      	ldrh	r3, [r7, #2]
 8005008:	041a      	lsls	r2, r3, #16
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	619a      	str	r2, [r3, #24]
}
 800500e:	bf00      	nop
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
	...

0800501c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e267      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d075      	beq.n	8005126 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800503a:	4b88      	ldr	r3, [pc, #544]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 030c 	and.w	r3, r3, #12
 8005042:	2b04      	cmp	r3, #4
 8005044:	d00c      	beq.n	8005060 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005046:	4b85      	ldr	r3, [pc, #532]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800504e:	2b08      	cmp	r3, #8
 8005050:	d112      	bne.n	8005078 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005052:	4b82      	ldr	r3, [pc, #520]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800505a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800505e:	d10b      	bne.n	8005078 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005060:	4b7e      	ldr	r3, [pc, #504]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d05b      	beq.n	8005124 <HAL_RCC_OscConfig+0x108>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d157      	bne.n	8005124 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e242      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005080:	d106      	bne.n	8005090 <HAL_RCC_OscConfig+0x74>
 8005082:	4b76      	ldr	r3, [pc, #472]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a75      	ldr	r2, [pc, #468]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	e01d      	b.n	80050cc <HAL_RCC_OscConfig+0xb0>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005098:	d10c      	bne.n	80050b4 <HAL_RCC_OscConfig+0x98>
 800509a:	4b70      	ldr	r3, [pc, #448]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a6f      	ldr	r2, [pc, #444]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	4b6d      	ldr	r3, [pc, #436]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a6c      	ldr	r2, [pc, #432]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	e00b      	b.n	80050cc <HAL_RCC_OscConfig+0xb0>
 80050b4:	4b69      	ldr	r3, [pc, #420]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a68      	ldr	r2, [pc, #416]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050be:	6013      	str	r3, [r2, #0]
 80050c0:	4b66      	ldr	r3, [pc, #408]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a65      	ldr	r2, [pc, #404]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d013      	beq.n	80050fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d4:	f7fe fa76 	bl	80035c4 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050dc:	f7fe fa72 	bl	80035c4 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b64      	cmp	r3, #100	; 0x64
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e207      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ee:	4b5b      	ldr	r3, [pc, #364]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d0f0      	beq.n	80050dc <HAL_RCC_OscConfig+0xc0>
 80050fa:	e014      	b.n	8005126 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050fc:	f7fe fa62 	bl	80035c4 <HAL_GetTick>
 8005100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005102:	e008      	b.n	8005116 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005104:	f7fe fa5e 	bl	80035c4 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	2b64      	cmp	r3, #100	; 0x64
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e1f3      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005116:	4b51      	ldr	r3, [pc, #324]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1f0      	bne.n	8005104 <HAL_RCC_OscConfig+0xe8>
 8005122:	e000      	b.n	8005126 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005124:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d063      	beq.n	80051fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005132:	4b4a      	ldr	r3, [pc, #296]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f003 030c 	and.w	r3, r3, #12
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00b      	beq.n	8005156 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800513e:	4b47      	ldr	r3, [pc, #284]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005146:	2b08      	cmp	r3, #8
 8005148:	d11c      	bne.n	8005184 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800514a:	4b44      	ldr	r3, [pc, #272]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d116      	bne.n	8005184 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005156:	4b41      	ldr	r3, [pc, #260]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_RCC_OscConfig+0x152>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d001      	beq.n	800516e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e1c7      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800516e:	4b3b      	ldr	r3, [pc, #236]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	4937      	ldr	r1, [pc, #220]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800517e:	4313      	orrs	r3, r2
 8005180:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005182:	e03a      	b.n	80051fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d020      	beq.n	80051ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800518c:	4b34      	ldr	r3, [pc, #208]	; (8005260 <HAL_RCC_OscConfig+0x244>)
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005192:	f7fe fa17 	bl	80035c4 <HAL_GetTick>
 8005196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800519a:	f7fe fa13 	bl	80035c4 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e1a8      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ac:	4b2b      	ldr	r3, [pc, #172]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0f0      	beq.n	800519a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b8:	4b28      	ldr	r3, [pc, #160]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	4925      	ldr	r1, [pc, #148]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	600b      	str	r3, [r1, #0]
 80051cc:	e015      	b.n	80051fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ce:	4b24      	ldr	r3, [pc, #144]	; (8005260 <HAL_RCC_OscConfig+0x244>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d4:	f7fe f9f6 	bl	80035c4 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051dc:	f7fe f9f2 	bl	80035c4 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e187      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ee:	4b1b      	ldr	r3, [pc, #108]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1f0      	bne.n	80051dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0308 	and.w	r3, r3, #8
 8005202:	2b00      	cmp	r3, #0
 8005204:	d036      	beq.n	8005274 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d016      	beq.n	800523c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800520e:	4b15      	ldr	r3, [pc, #84]	; (8005264 <HAL_RCC_OscConfig+0x248>)
 8005210:	2201      	movs	r2, #1
 8005212:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7fe f9d6 	bl	80035c4 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521a:	e008      	b.n	800522e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800521c:	f7fe f9d2 	bl	80035c4 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b02      	cmp	r3, #2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e167      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522e:	4b0b      	ldr	r3, [pc, #44]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005230:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0f0      	beq.n	800521c <HAL_RCC_OscConfig+0x200>
 800523a:	e01b      	b.n	8005274 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800523c:	4b09      	ldr	r3, [pc, #36]	; (8005264 <HAL_RCC_OscConfig+0x248>)
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005242:	f7fe f9bf 	bl	80035c4 <HAL_GetTick>
 8005246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005248:	e00e      	b.n	8005268 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800524a:	f7fe f9bb 	bl	80035c4 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d907      	bls.n	8005268 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e150      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
 800525c:	40023800 	.word	0x40023800
 8005260:	42470000 	.word	0x42470000
 8005264:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005268:	4b88      	ldr	r3, [pc, #544]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800526a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1ea      	bne.n	800524a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0304 	and.w	r3, r3, #4
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 8097 	beq.w	80053b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005286:	4b81      	ldr	r3, [pc, #516]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10f      	bne.n	80052b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005292:	2300      	movs	r3, #0
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	4b7d      	ldr	r3, [pc, #500]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	4a7c      	ldr	r2, [pc, #496]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800529c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052a0:	6413      	str	r3, [r2, #64]	; 0x40
 80052a2:	4b7a      	ldr	r3, [pc, #488]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80052a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052aa:	60bb      	str	r3, [r7, #8]
 80052ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ae:	2301      	movs	r3, #1
 80052b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b2:	4b77      	ldr	r3, [pc, #476]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d118      	bne.n	80052f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052be:	4b74      	ldr	r3, [pc, #464]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a73      	ldr	r2, [pc, #460]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ca:	f7fe f97b 	bl	80035c4 <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d0:	e008      	b.n	80052e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d2:	f7fe f977 	bl	80035c4 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e10c      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	4b6a      	ldr	r3, [pc, #424]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0f0      	beq.n	80052d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d106      	bne.n	8005306 <HAL_RCC_OscConfig+0x2ea>
 80052f8:	4b64      	ldr	r3, [pc, #400]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80052fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fc:	4a63      	ldr	r2, [pc, #396]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	6713      	str	r3, [r2, #112]	; 0x70
 8005304:	e01c      	b.n	8005340 <HAL_RCC_OscConfig+0x324>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b05      	cmp	r3, #5
 800530c:	d10c      	bne.n	8005328 <HAL_RCC_OscConfig+0x30c>
 800530e:	4b5f      	ldr	r3, [pc, #380]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005312:	4a5e      	ldr	r2, [pc, #376]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005314:	f043 0304 	orr.w	r3, r3, #4
 8005318:	6713      	str	r3, [r2, #112]	; 0x70
 800531a:	4b5c      	ldr	r3, [pc, #368]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800531c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531e:	4a5b      	ldr	r2, [pc, #364]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	6713      	str	r3, [r2, #112]	; 0x70
 8005326:	e00b      	b.n	8005340 <HAL_RCC_OscConfig+0x324>
 8005328:	4b58      	ldr	r3, [pc, #352]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800532a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800532c:	4a57      	ldr	r2, [pc, #348]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800532e:	f023 0301 	bic.w	r3, r3, #1
 8005332:	6713      	str	r3, [r2, #112]	; 0x70
 8005334:	4b55      	ldr	r3, [pc, #340]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005338:	4a54      	ldr	r2, [pc, #336]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800533a:	f023 0304 	bic.w	r3, r3, #4
 800533e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d015      	beq.n	8005374 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005348:	f7fe f93c 	bl	80035c4 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534e:	e00a      	b.n	8005366 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005350:	f7fe f938 	bl	80035c4 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f241 3288 	movw	r2, #5000	; 0x1388
 800535e:	4293      	cmp	r3, r2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e0cb      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005366:	4b49      	ldr	r3, [pc, #292]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0ee      	beq.n	8005350 <HAL_RCC_OscConfig+0x334>
 8005372:	e014      	b.n	800539e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005374:	f7fe f926 	bl	80035c4 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800537a:	e00a      	b.n	8005392 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800537c:	f7fe f922 	bl	80035c4 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	f241 3288 	movw	r2, #5000	; 0x1388
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e0b5      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005392:	4b3e      	ldr	r3, [pc, #248]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1ee      	bne.n	800537c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d105      	bne.n	80053b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a4:	4b39      	ldr	r3, [pc, #228]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a8:	4a38      	ldr	r2, [pc, #224]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 80a1 	beq.w	80054fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ba:	4b34      	ldr	r3, [pc, #208]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 030c 	and.w	r3, r3, #12
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	d05c      	beq.n	8005480 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d141      	bne.n	8005452 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ce:	4b31      	ldr	r3, [pc, #196]	; (8005494 <HAL_RCC_OscConfig+0x478>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d4:	f7fe f8f6 	bl	80035c4 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053dc:	f7fe f8f2 	bl	80035c4 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e087      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ee:	4b27      	ldr	r3, [pc, #156]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69da      	ldr	r2, [r3, #28]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005408:	019b      	lsls	r3, r3, #6
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	085b      	lsrs	r3, r3, #1
 8005412:	3b01      	subs	r3, #1
 8005414:	041b      	lsls	r3, r3, #16
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	061b      	lsls	r3, r3, #24
 800541e:	491b      	ldr	r1, [pc, #108]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005420:	4313      	orrs	r3, r2
 8005422:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005424:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <HAL_RCC_OscConfig+0x478>)
 8005426:	2201      	movs	r2, #1
 8005428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542a:	f7fe f8cb 	bl	80035c4 <HAL_GetTick>
 800542e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005432:	f7fe f8c7 	bl	80035c4 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e05c      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005444:	4b11      	ldr	r3, [pc, #68]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0f0      	beq.n	8005432 <HAL_RCC_OscConfig+0x416>
 8005450:	e054      	b.n	80054fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005452:	4b10      	ldr	r3, [pc, #64]	; (8005494 <HAL_RCC_OscConfig+0x478>)
 8005454:	2200      	movs	r2, #0
 8005456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005458:	f7fe f8b4 	bl	80035c4 <HAL_GetTick>
 800545c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800545e:	e008      	b.n	8005472 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005460:	f7fe f8b0 	bl	80035c4 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e045      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005472:	4b06      	ldr	r3, [pc, #24]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f0      	bne.n	8005460 <HAL_RCC_OscConfig+0x444>
 800547e:	e03d      	b.n	80054fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d107      	bne.n	8005498 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e038      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
 800548c:	40023800 	.word	0x40023800
 8005490:	40007000 	.word	0x40007000
 8005494:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005498:	4b1b      	ldr	r3, [pc, #108]	; (8005508 <HAL_RCC_OscConfig+0x4ec>)
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d028      	beq.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d121      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054be:	429a      	cmp	r2, r3
 80054c0:	d11a      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80054c8:	4013      	ands	r3, r2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d111      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054de:	085b      	lsrs	r3, r3, #1
 80054e0:	3b01      	subs	r3, #1
 80054e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d107      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d001      	beq.n	80054fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3718      	adds	r7, #24
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	40023800 	.word	0x40023800

0800550c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d101      	bne.n	8005520 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e0cc      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005520:	4b68      	ldr	r3, [pc, #416]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0307 	and.w	r3, r3, #7
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	429a      	cmp	r2, r3
 800552c:	d90c      	bls.n	8005548 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800552e:	4b65      	ldr	r3, [pc, #404]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005536:	4b63      	ldr	r3, [pc, #396]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0307 	and.w	r3, r3, #7
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	429a      	cmp	r2, r3
 8005542:	d001      	beq.n	8005548 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e0b8      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d020      	beq.n	8005596 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0304 	and.w	r3, r3, #4
 800555c:	2b00      	cmp	r3, #0
 800555e:	d005      	beq.n	800556c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005560:	4b59      	ldr	r3, [pc, #356]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	4a58      	ldr	r2, [pc, #352]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005566:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800556a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005578:	4b53      	ldr	r3, [pc, #332]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	4a52      	ldr	r2, [pc, #328]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800557e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005582:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005584:	4b50      	ldr	r3, [pc, #320]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	494d      	ldr	r1, [pc, #308]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005592:	4313      	orrs	r3, r2
 8005594:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d044      	beq.n	800562c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d107      	bne.n	80055ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055aa:	4b47      	ldr	r3, [pc, #284]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d119      	bne.n	80055ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e07f      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d003      	beq.n	80055ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055c6:	2b03      	cmp	r3, #3
 80055c8:	d107      	bne.n	80055da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ca:	4b3f      	ldr	r3, [pc, #252]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d109      	bne.n	80055ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e06f      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055da:	4b3b      	ldr	r3, [pc, #236]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e067      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055ea:	4b37      	ldr	r3, [pc, #220]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f023 0203 	bic.w	r2, r3, #3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	4934      	ldr	r1, [pc, #208]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055fc:	f7fd ffe2 	bl	80035c4 <HAL_GetTick>
 8005600:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005602:	e00a      	b.n	800561a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005604:	f7fd ffde 	bl	80035c4 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005612:	4293      	cmp	r3, r2
 8005614:	d901      	bls.n	800561a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e04f      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800561a:	4b2b      	ldr	r3, [pc, #172]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 020c 	and.w	r2, r3, #12
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	429a      	cmp	r2, r3
 800562a:	d1eb      	bne.n	8005604 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800562c:	4b25      	ldr	r3, [pc, #148]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d20c      	bcs.n	8005654 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800563a:	4b22      	ldr	r3, [pc, #136]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005642:	4b20      	ldr	r3, [pc, #128]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d001      	beq.n	8005654 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e032      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0304 	and.w	r3, r3, #4
 800565c:	2b00      	cmp	r3, #0
 800565e:	d008      	beq.n	8005672 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005660:	4b19      	ldr	r3, [pc, #100]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4916      	ldr	r1, [pc, #88]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	4313      	orrs	r3, r2
 8005670:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0308 	and.w	r3, r3, #8
 800567a:	2b00      	cmp	r3, #0
 800567c:	d009      	beq.n	8005692 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800567e:	4b12      	ldr	r3, [pc, #72]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	00db      	lsls	r3, r3, #3
 800568c:	490e      	ldr	r1, [pc, #56]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	4313      	orrs	r3, r2
 8005690:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005692:	f000 f821 	bl	80056d8 <HAL_RCC_GetSysClockFreq>
 8005696:	4602      	mov	r2, r0
 8005698:	4b0b      	ldr	r3, [pc, #44]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	091b      	lsrs	r3, r3, #4
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	490a      	ldr	r1, [pc, #40]	; (80056cc <HAL_RCC_ClockConfig+0x1c0>)
 80056a4:	5ccb      	ldrb	r3, [r1, r3]
 80056a6:	fa22 f303 	lsr.w	r3, r2, r3
 80056aa:	4a09      	ldr	r2, [pc, #36]	; (80056d0 <HAL_RCC_ClockConfig+0x1c4>)
 80056ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80056ae:	4b09      	ldr	r3, [pc, #36]	; (80056d4 <HAL_RCC_ClockConfig+0x1c8>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7fc fcbc 	bl	8002030 <HAL_InitTick>

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40023c00 	.word	0x40023c00
 80056c8:	40023800 	.word	0x40023800
 80056cc:	0800daec 	.word	0x0800daec
 80056d0:	20000000 	.word	0x20000000
 80056d4:	2000065c 	.word	0x2000065c

080056d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056dc:	b094      	sub	sp, #80	; 0x50
 80056de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	647b      	str	r3, [r7, #68]	; 0x44
 80056e4:	2300      	movs	r3, #0
 80056e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056e8:	2300      	movs	r3, #0
 80056ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80056ec:	2300      	movs	r3, #0
 80056ee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056f0:	4b79      	ldr	r3, [pc, #484]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f003 030c 	and.w	r3, r3, #12
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d00d      	beq.n	8005718 <HAL_RCC_GetSysClockFreq+0x40>
 80056fc:	2b08      	cmp	r3, #8
 80056fe:	f200 80e1 	bhi.w	80058c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005702:	2b00      	cmp	r3, #0
 8005704:	d002      	beq.n	800570c <HAL_RCC_GetSysClockFreq+0x34>
 8005706:	2b04      	cmp	r3, #4
 8005708:	d003      	beq.n	8005712 <HAL_RCC_GetSysClockFreq+0x3a>
 800570a:	e0db      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800570c:	4b73      	ldr	r3, [pc, #460]	; (80058dc <HAL_RCC_GetSysClockFreq+0x204>)
 800570e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005710:	e0db      	b.n	80058ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005712:	4b73      	ldr	r3, [pc, #460]	; (80058e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005714:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005716:	e0d8      	b.n	80058ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005718:	4b6f      	ldr	r3, [pc, #444]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005720:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005722:	4b6d      	ldr	r3, [pc, #436]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d063      	beq.n	80057f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800572e:	4b6a      	ldr	r3, [pc, #424]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	099b      	lsrs	r3, r3, #6
 8005734:	2200      	movs	r2, #0
 8005736:	63bb      	str	r3, [r7, #56]	; 0x38
 8005738:	63fa      	str	r2, [r7, #60]	; 0x3c
 800573a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800573c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005740:	633b      	str	r3, [r7, #48]	; 0x30
 8005742:	2300      	movs	r3, #0
 8005744:	637b      	str	r3, [r7, #52]	; 0x34
 8005746:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800574a:	4622      	mov	r2, r4
 800574c:	462b      	mov	r3, r5
 800574e:	f04f 0000 	mov.w	r0, #0
 8005752:	f04f 0100 	mov.w	r1, #0
 8005756:	0159      	lsls	r1, r3, #5
 8005758:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800575c:	0150      	lsls	r0, r2, #5
 800575e:	4602      	mov	r2, r0
 8005760:	460b      	mov	r3, r1
 8005762:	4621      	mov	r1, r4
 8005764:	1a51      	subs	r1, r2, r1
 8005766:	6139      	str	r1, [r7, #16]
 8005768:	4629      	mov	r1, r5
 800576a:	eb63 0301 	sbc.w	r3, r3, r1
 800576e:	617b      	str	r3, [r7, #20]
 8005770:	f04f 0200 	mov.w	r2, #0
 8005774:	f04f 0300 	mov.w	r3, #0
 8005778:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800577c:	4659      	mov	r1, fp
 800577e:	018b      	lsls	r3, r1, #6
 8005780:	4651      	mov	r1, sl
 8005782:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005786:	4651      	mov	r1, sl
 8005788:	018a      	lsls	r2, r1, #6
 800578a:	4651      	mov	r1, sl
 800578c:	ebb2 0801 	subs.w	r8, r2, r1
 8005790:	4659      	mov	r1, fp
 8005792:	eb63 0901 	sbc.w	r9, r3, r1
 8005796:	f04f 0200 	mov.w	r2, #0
 800579a:	f04f 0300 	mov.w	r3, #0
 800579e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057aa:	4690      	mov	r8, r2
 80057ac:	4699      	mov	r9, r3
 80057ae:	4623      	mov	r3, r4
 80057b0:	eb18 0303 	adds.w	r3, r8, r3
 80057b4:	60bb      	str	r3, [r7, #8]
 80057b6:	462b      	mov	r3, r5
 80057b8:	eb49 0303 	adc.w	r3, r9, r3
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	f04f 0300 	mov.w	r3, #0
 80057c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057ca:	4629      	mov	r1, r5
 80057cc:	024b      	lsls	r3, r1, #9
 80057ce:	4621      	mov	r1, r4
 80057d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057d4:	4621      	mov	r1, r4
 80057d6:	024a      	lsls	r2, r1, #9
 80057d8:	4610      	mov	r0, r2
 80057da:	4619      	mov	r1, r3
 80057dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057de:	2200      	movs	r2, #0
 80057e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80057e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80057e8:	f7fb fa4e 	bl	8000c88 <__aeabi_uldivmod>
 80057ec:	4602      	mov	r2, r0
 80057ee:	460b      	mov	r3, r1
 80057f0:	4613      	mov	r3, r2
 80057f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057f4:	e058      	b.n	80058a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057f6:	4b38      	ldr	r3, [pc, #224]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	099b      	lsrs	r3, r3, #6
 80057fc:	2200      	movs	r2, #0
 80057fe:	4618      	mov	r0, r3
 8005800:	4611      	mov	r1, r2
 8005802:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005806:	623b      	str	r3, [r7, #32]
 8005808:	2300      	movs	r3, #0
 800580a:	627b      	str	r3, [r7, #36]	; 0x24
 800580c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005810:	4642      	mov	r2, r8
 8005812:	464b      	mov	r3, r9
 8005814:	f04f 0000 	mov.w	r0, #0
 8005818:	f04f 0100 	mov.w	r1, #0
 800581c:	0159      	lsls	r1, r3, #5
 800581e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005822:	0150      	lsls	r0, r2, #5
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4641      	mov	r1, r8
 800582a:	ebb2 0a01 	subs.w	sl, r2, r1
 800582e:	4649      	mov	r1, r9
 8005830:	eb63 0b01 	sbc.w	fp, r3, r1
 8005834:	f04f 0200 	mov.w	r2, #0
 8005838:	f04f 0300 	mov.w	r3, #0
 800583c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005840:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005844:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005848:	ebb2 040a 	subs.w	r4, r2, sl
 800584c:	eb63 050b 	sbc.w	r5, r3, fp
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	00eb      	lsls	r3, r5, #3
 800585a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800585e:	00e2      	lsls	r2, r4, #3
 8005860:	4614      	mov	r4, r2
 8005862:	461d      	mov	r5, r3
 8005864:	4643      	mov	r3, r8
 8005866:	18e3      	adds	r3, r4, r3
 8005868:	603b      	str	r3, [r7, #0]
 800586a:	464b      	mov	r3, r9
 800586c:	eb45 0303 	adc.w	r3, r5, r3
 8005870:	607b      	str	r3, [r7, #4]
 8005872:	f04f 0200 	mov.w	r2, #0
 8005876:	f04f 0300 	mov.w	r3, #0
 800587a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800587e:	4629      	mov	r1, r5
 8005880:	028b      	lsls	r3, r1, #10
 8005882:	4621      	mov	r1, r4
 8005884:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005888:	4621      	mov	r1, r4
 800588a:	028a      	lsls	r2, r1, #10
 800588c:	4610      	mov	r0, r2
 800588e:	4619      	mov	r1, r3
 8005890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005892:	2200      	movs	r2, #0
 8005894:	61bb      	str	r3, [r7, #24]
 8005896:	61fa      	str	r2, [r7, #28]
 8005898:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800589c:	f7fb f9f4 	bl	8000c88 <__aeabi_uldivmod>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	4613      	mov	r3, r2
 80058a6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058a8:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	f003 0303 	and.w	r3, r3, #3
 80058b2:	3301      	adds	r3, #1
 80058b4:	005b      	lsls	r3, r3, #1
 80058b6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80058b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058c2:	e002      	b.n	80058ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058c4:	4b05      	ldr	r3, [pc, #20]	; (80058dc <HAL_RCC_GetSysClockFreq+0x204>)
 80058c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3750      	adds	r7, #80	; 0x50
 80058d0:	46bd      	mov	sp, r7
 80058d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058d6:	bf00      	nop
 80058d8:	40023800 	.word	0x40023800
 80058dc:	00f42400 	.word	0x00f42400
 80058e0:	007a1200 	.word	0x007a1200

080058e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058e4:	b480      	push	{r7}
 80058e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058e8:	4b03      	ldr	r3, [pc, #12]	; (80058f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80058ea:	681b      	ldr	r3, [r3, #0]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	20000000 	.word	0x20000000

080058fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005900:	f7ff fff0 	bl	80058e4 <HAL_RCC_GetHCLKFreq>
 8005904:	4602      	mov	r2, r0
 8005906:	4b05      	ldr	r3, [pc, #20]	; (800591c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	0a9b      	lsrs	r3, r3, #10
 800590c:	f003 0307 	and.w	r3, r3, #7
 8005910:	4903      	ldr	r1, [pc, #12]	; (8005920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005912:	5ccb      	ldrb	r3, [r1, r3]
 8005914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005918:	4618      	mov	r0, r3
 800591a:	bd80      	pop	{r7, pc}
 800591c:	40023800 	.word	0x40023800
 8005920:	0800dafc 	.word	0x0800dafc

08005924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005928:	f7ff ffdc 	bl	80058e4 <HAL_RCC_GetHCLKFreq>
 800592c:	4602      	mov	r2, r0
 800592e:	4b05      	ldr	r3, [pc, #20]	; (8005944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	0b5b      	lsrs	r3, r3, #13
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	4903      	ldr	r1, [pc, #12]	; (8005948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800593a:	5ccb      	ldrb	r3, [r1, r3]
 800593c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005940:	4618      	mov	r0, r3
 8005942:	bd80      	pop	{r7, pc}
 8005944:	40023800 	.word	0x40023800
 8005948:	0800dafc 	.word	0x0800dafc

0800594c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	220f      	movs	r2, #15
 800595a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800595c:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <HAL_RCC_GetClockConfig+0x5c>)
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f003 0203 	and.w	r2, r3, #3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005968:	4b0f      	ldr	r3, [pc, #60]	; (80059a8 <HAL_RCC_GetClockConfig+0x5c>)
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005974:	4b0c      	ldr	r3, [pc, #48]	; (80059a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005980:	4b09      	ldr	r3, [pc, #36]	; (80059a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	08db      	lsrs	r3, r3, #3
 8005986:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800598e:	4b07      	ldr	r3, [pc, #28]	; (80059ac <HAL_RCC_GetClockConfig+0x60>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0207 	and.w	r2, r3, #7
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	601a      	str	r2, [r3, #0]
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	40023800 	.word	0x40023800
 80059ac:	40023c00 	.word	0x40023c00

080059b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e07b      	b.n	8005aba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d108      	bne.n	80059dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059d2:	d009      	beq.n	80059e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	61da      	str	r2, [r3, #28]
 80059da:	e005      	b.n	80059e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d106      	bne.n	8005a08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7fc f9ac 	bl	8001d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	431a      	orrs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69db      	ldr	r3, [r3, #28]
 8005a5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a1b      	ldr	r3, [r3, #32]
 8005a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a6c:	ea42 0103 	orr.w	r1, r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	f003 0104 	and.w	r1, r3, #4
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8e:	f003 0210 	and.w	r2, r3, #16
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69da      	ldr	r2, [r3, #28]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b08c      	sub	sp, #48	; 0x30
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	60b9      	str	r1, [r7, #8]
 8005acc:	607a      	str	r2, [r7, #4]
 8005ace:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_SPI_TransmitReceive+0x26>
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	e18a      	b.n	8005dfe <HAL_SPI_TransmitReceive+0x33c>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005af0:	f7fd fd68 	bl	80035c4 <HAL_GetTick>
 8005af4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005afc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b06:	887b      	ldrh	r3, [r7, #2]
 8005b08:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d00f      	beq.n	8005b32 <HAL_SPI_TransmitReceive+0x70>
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b18:	d107      	bne.n	8005b2a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d103      	bne.n	8005b2a <HAL_SPI_TransmitReceive+0x68>
 8005b22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b26:	2b04      	cmp	r3, #4
 8005b28:	d003      	beq.n	8005b32 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b30:	e15b      	b.n	8005dea <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d005      	beq.n	8005b44 <HAL_SPI_TransmitReceive+0x82>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <HAL_SPI_TransmitReceive+0x82>
 8005b3e:	887b      	ldrh	r3, [r7, #2]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d103      	bne.n	8005b4c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b4a:	e14e      	b.n	8005dea <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b04      	cmp	r3, #4
 8005b56:	d003      	beq.n	8005b60 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2205      	movs	r2, #5
 8005b5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	887a      	ldrh	r2, [r7, #2]
 8005b70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	887a      	ldrh	r2, [r7, #2]
 8005b76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	887a      	ldrh	r2, [r7, #2]
 8005b82:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	887a      	ldrh	r2, [r7, #2]
 8005b88:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2200      	movs	r2, #0
 8005b94:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba0:	2b40      	cmp	r3, #64	; 0x40
 8005ba2:	d007      	beq.n	8005bb4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bb2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bbc:	d178      	bne.n	8005cb0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d002      	beq.n	8005bcc <HAL_SPI_TransmitReceive+0x10a>
 8005bc6:	8b7b      	ldrh	r3, [r7, #26]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d166      	bne.n	8005c9a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	881a      	ldrh	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bdc:	1c9a      	adds	r2, r3, #2
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bf0:	e053      	b.n	8005c9a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d11b      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x176>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d016      	beq.n	8005c38 <HAL_SPI_TransmitReceive+0x176>
 8005c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d113      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c14:	881a      	ldrh	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c20:	1c9a      	adds	r2, r3, #2
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d119      	bne.n	8005c7a <HAL_SPI_TransmitReceive+0x1b8>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d014      	beq.n	8005c7a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68da      	ldr	r2, [r3, #12]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5a:	b292      	uxth	r2, r2
 8005c5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c62:	1c9a      	adds	r2, r3, #2
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c76:	2301      	movs	r3, #1
 8005c78:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c7a:	f7fd fca3 	bl	80035c4 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d807      	bhi.n	8005c9a <HAL_SPI_TransmitReceive+0x1d8>
 8005c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c90:	d003      	beq.n	8005c9a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c98:	e0a7      	b.n	8005dea <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1a6      	bne.n	8005bf2 <HAL_SPI_TransmitReceive+0x130>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1a1      	bne.n	8005bf2 <HAL_SPI_TransmitReceive+0x130>
 8005cae:	e07c      	b.n	8005daa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d002      	beq.n	8005cbe <HAL_SPI_TransmitReceive+0x1fc>
 8005cb8:	8b7b      	ldrh	r3, [r7, #26]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d16b      	bne.n	8005d96 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	330c      	adds	r3, #12
 8005cc8:	7812      	ldrb	r2, [r2, #0]
 8005cca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd0:	1c5a      	adds	r2, r3, #1
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ce4:	e057      	b.n	8005d96 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d11c      	bne.n	8005d2e <HAL_SPI_TransmitReceive+0x26c>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d017      	beq.n	8005d2e <HAL_SPI_TransmitReceive+0x26c>
 8005cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d114      	bne.n	8005d2e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	330c      	adds	r3, #12
 8005d0e:	7812      	ldrb	r2, [r2, #0]
 8005d10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d119      	bne.n	8005d70 <HAL_SPI_TransmitReceive+0x2ae>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d014      	beq.n	8005d70 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68da      	ldr	r2, [r3, #12]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d50:	b2d2      	uxtb	r2, r2
 8005d52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d58:	1c5a      	adds	r2, r3, #1
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	3b01      	subs	r3, #1
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d70:	f7fd fc28 	bl	80035c4 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d803      	bhi.n	8005d88 <HAL_SPI_TransmitReceive+0x2c6>
 8005d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d86:	d102      	bne.n	8005d8e <HAL_SPI_TransmitReceive+0x2cc>
 8005d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d103      	bne.n	8005d96 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d94:	e029      	b.n	8005dea <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1a2      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x224>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d19d      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 f9d0 	bl	8006154 <SPI_EndRxTxTransaction>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d006      	beq.n	8005dc8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005dc6:	e010      	b.n	8005dea <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d10b      	bne.n	8005de8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	617b      	str	r3, [r7, #20]
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	e000      	b.n	8005dea <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005de8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005dfa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3730      	adds	r7, #48	; 0x30
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b088      	sub	sp, #32
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	099b      	lsrs	r3, r3, #6
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10f      	bne.n	8005e4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00a      	beq.n	8005e4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	099b      	lsrs	r3, r3, #6
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d004      	beq.n	8005e4c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	4798      	blx	r3
    return;
 8005e4a:	e0d7      	b.n	8005ffc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	085b      	lsrs	r3, r3, #1
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00a      	beq.n	8005e6e <HAL_SPI_IRQHandler+0x66>
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	09db      	lsrs	r3, r3, #7
 8005e5c:	f003 0301 	and.w	r3, r3, #1
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d004      	beq.n	8005e6e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	4798      	blx	r3
    return;
 8005e6c:	e0c6      	b.n	8005ffc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	095b      	lsrs	r3, r3, #5
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10c      	bne.n	8005e94 <HAL_SPI_IRQHandler+0x8c>
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	099b      	lsrs	r3, r3, #6
 8005e7e:	f003 0301 	and.w	r3, r3, #1
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d106      	bne.n	8005e94 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	0a1b      	lsrs	r3, r3, #8
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	f000 80b4 	beq.w	8005ffc <HAL_SPI_IRQHandler+0x1f4>
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	095b      	lsrs	r3, r3, #5
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f000 80ad 	beq.w	8005ffc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	099b      	lsrs	r3, r3, #6
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d023      	beq.n	8005ef6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b03      	cmp	r3, #3
 8005eb8:	d011      	beq.n	8005ede <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebe:	f043 0204 	orr.w	r2, r3, #4
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	617b      	str	r3, [r7, #20]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	617b      	str	r3, [r7, #20]
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	e00b      	b.n	8005ef6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ede:	2300      	movs	r3, #0
 8005ee0:	613b      	str	r3, [r7, #16]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	613b      	str	r3, [r7, #16]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	613b      	str	r3, [r7, #16]
 8005ef2:	693b      	ldr	r3, [r7, #16]
        return;
 8005ef4:	e082      	b.n	8005ffc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	095b      	lsrs	r3, r3, #5
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d014      	beq.n	8005f2c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f06:	f043 0201 	orr.w	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f0e:	2300      	movs	r3, #0
 8005f10:	60fb      	str	r3, [r7, #12]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	60fb      	str	r3, [r7, #12]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	0a1b      	lsrs	r3, r3, #8
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00c      	beq.n	8005f52 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f3c:	f043 0208 	orr.w	r2, r3, #8
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f44:	2300      	movs	r3, #0
 8005f46:	60bb      	str	r3, [r7, #8]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	60bb      	str	r3, [r7, #8]
 8005f50:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d04f      	beq.n	8005ffa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f68:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d104      	bne.n	8005f86 <HAL_SPI_IRQHandler+0x17e>
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d034      	beq.n	8005ff0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0203 	bic.w	r2, r2, #3
 8005f94:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d011      	beq.n	8005fc2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fa2:	4a18      	ldr	r2, [pc, #96]	; (8006004 <HAL_SPI_IRQHandler+0x1fc>)
 8005fa4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe fbf4 	bl	8004798 <HAL_DMA_Abort_IT>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d005      	beq.n	8005fc2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d016      	beq.n	8005ff8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fce:	4a0d      	ldr	r2, [pc, #52]	; (8006004 <HAL_SPI_IRQHandler+0x1fc>)
 8005fd0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7fe fbde 	bl	8004798 <HAL_DMA_Abort_IT>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00a      	beq.n	8005ff8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fe6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005fee:	e003      	b.n	8005ff8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f809 	bl	8006008 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005ff6:	e000      	b.n	8005ffa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005ff8:	bf00      	nop
    return;
 8005ffa:	bf00      	nop
  }
}
 8005ffc:	3720      	adds	r7, #32
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	0800601d 	.word	0x0800601d

08006008 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006010:	bf00      	nop
 8006012:	370c      	adds	r7, #12
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006028:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f7ff ffe6 	bl	8006008 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800603c:	bf00      	nop
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b088      	sub	sp, #32
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	4613      	mov	r3, r2
 8006052:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006054:	f7fd fab6 	bl	80035c4 <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800605c:	1a9b      	subs	r3, r3, r2
 800605e:	683a      	ldr	r2, [r7, #0]
 8006060:	4413      	add	r3, r2
 8006062:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006064:	f7fd faae 	bl	80035c4 <HAL_GetTick>
 8006068:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800606a:	4b39      	ldr	r3, [pc, #228]	; (8006150 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	015b      	lsls	r3, r3, #5
 8006070:	0d1b      	lsrs	r3, r3, #20
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	fb02 f303 	mul.w	r3, r2, r3
 8006078:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800607a:	e054      	b.n	8006126 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006082:	d050      	beq.n	8006126 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006084:	f7fd fa9e 	bl	80035c4 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	69fa      	ldr	r2, [r7, #28]
 8006090:	429a      	cmp	r2, r3
 8006092:	d902      	bls.n	800609a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d13d      	bne.n	8006116 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060b2:	d111      	bne.n	80060d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060bc:	d004      	beq.n	80060c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060c6:	d107      	bne.n	80060d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060e0:	d10f      	bne.n	8006102 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006100:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e017      	b.n	8006146 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d101      	bne.n	8006120 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800611c:	2300      	movs	r3, #0
 800611e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	3b01      	subs	r3, #1
 8006124:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	689a      	ldr	r2, [r3, #8]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	4013      	ands	r3, r2
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	429a      	cmp	r2, r3
 8006134:	bf0c      	ite	eq
 8006136:	2301      	moveq	r3, #1
 8006138:	2300      	movne	r3, #0
 800613a:	b2db      	uxtb	r3, r3
 800613c:	461a      	mov	r2, r3
 800613e:	79fb      	ldrb	r3, [r7, #7]
 8006140:	429a      	cmp	r2, r3
 8006142:	d19b      	bne.n	800607c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3720      	adds	r7, #32
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000000 	.word	0x20000000

08006154 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b088      	sub	sp, #32
 8006158:	af02      	add	r7, sp, #8
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006160:	4b1b      	ldr	r3, [pc, #108]	; (80061d0 <SPI_EndRxTxTransaction+0x7c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a1b      	ldr	r2, [pc, #108]	; (80061d4 <SPI_EndRxTxTransaction+0x80>)
 8006166:	fba2 2303 	umull	r2, r3, r2, r3
 800616a:	0d5b      	lsrs	r3, r3, #21
 800616c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006170:	fb02 f303 	mul.w	r3, r2, r3
 8006174:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800617e:	d112      	bne.n	80061a6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	2200      	movs	r2, #0
 8006188:	2180      	movs	r1, #128	; 0x80
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f7ff ff5a 	bl	8006044 <SPI_WaitFlagStateUntilTimeout>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d016      	beq.n	80061c4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800619a:	f043 0220 	orr.w	r2, r3, #32
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e00f      	b.n	80061c6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00a      	beq.n	80061c2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061bc:	2b80      	cmp	r3, #128	; 0x80
 80061be:	d0f2      	beq.n	80061a6 <SPI_EndRxTxTransaction+0x52>
 80061c0:	e000      	b.n	80061c4 <SPI_EndRxTxTransaction+0x70>
        break;
 80061c2:	bf00      	nop
  }

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20000000 	.word	0x20000000
 80061d4:	165e9f81 	.word	0x165e9f81

080061d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e041      	b.n	800626e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d106      	bne.n	8006204 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f839 	bl	8006276 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2202      	movs	r2, #2
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	3304      	adds	r3, #4
 8006214:	4619      	mov	r1, r3
 8006216:	4610      	mov	r0, r2
 8006218:	f000 f9d8 	bl	80065cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006276:	b480      	push	{r7}
 8006278:	b083      	sub	sp, #12
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800627e:	bf00      	nop
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
	...

0800628c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800629a:	b2db      	uxtb	r3, r3
 800629c:	2b01      	cmp	r3, #1
 800629e:	d001      	beq.n	80062a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e04e      	b.n	8006342 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f042 0201 	orr.w	r2, r2, #1
 80062ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a23      	ldr	r2, [pc, #140]	; (8006350 <HAL_TIM_Base_Start_IT+0xc4>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d022      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062ce:	d01d      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1f      	ldr	r2, [pc, #124]	; (8006354 <HAL_TIM_Base_Start_IT+0xc8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d018      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a1e      	ldr	r2, [pc, #120]	; (8006358 <HAL_TIM_Base_Start_IT+0xcc>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d013      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a1c      	ldr	r2, [pc, #112]	; (800635c <HAL_TIM_Base_Start_IT+0xd0>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d00e      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a1b      	ldr	r2, [pc, #108]	; (8006360 <HAL_TIM_Base_Start_IT+0xd4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d009      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a19      	ldr	r2, [pc, #100]	; (8006364 <HAL_TIM_Base_Start_IT+0xd8>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d004      	beq.n	800630c <HAL_TIM_Base_Start_IT+0x80>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a18      	ldr	r2, [pc, #96]	; (8006368 <HAL_TIM_Base_Start_IT+0xdc>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d111      	bne.n	8006330 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f003 0307 	and.w	r3, r3, #7
 8006316:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2b06      	cmp	r3, #6
 800631c:	d010      	beq.n	8006340 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f042 0201 	orr.w	r2, r2, #1
 800632c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800632e:	e007      	b.n	8006340 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	40010000 	.word	0x40010000
 8006354:	40000400 	.word	0x40000400
 8006358:	40000800 	.word	0x40000800
 800635c:	40000c00 	.word	0x40000c00
 8006360:	40010400 	.word	0x40010400
 8006364:	40014000 	.word	0x40014000
 8006368:	40001800 	.word	0x40001800

0800636c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b02      	cmp	r3, #2
 8006380:	d122      	bne.n	80063c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b02      	cmp	r3, #2
 800638e:	d11b      	bne.n	80063c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f06f 0202 	mvn.w	r2, #2
 8006398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	f003 0303 	and.w	r3, r3, #3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f8ee 	bl	8006590 <HAL_TIM_IC_CaptureCallback>
 80063b4:	e005      	b.n	80063c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f8e0 	bl	800657c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f8f1 	bl	80065a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	f003 0304 	and.w	r3, r3, #4
 80063d2:	2b04      	cmp	r3, #4
 80063d4:	d122      	bne.n	800641c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	f003 0304 	and.w	r3, r3, #4
 80063e0:	2b04      	cmp	r3, #4
 80063e2:	d11b      	bne.n	800641c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0204 	mvn.w	r2, #4
 80063ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2202      	movs	r2, #2
 80063f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d003      	beq.n	800640a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f8c4 	bl	8006590 <HAL_TIM_IC_CaptureCallback>
 8006408:	e005      	b.n	8006416 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f8b6 	bl	800657c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f8c7 	bl	80065a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	f003 0308 	and.w	r3, r3, #8
 8006426:	2b08      	cmp	r3, #8
 8006428:	d122      	bne.n	8006470 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	f003 0308 	and.w	r3, r3, #8
 8006434:	2b08      	cmp	r3, #8
 8006436:	d11b      	bne.n	8006470 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f06f 0208 	mvn.w	r2, #8
 8006440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2204      	movs	r2, #4
 8006446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	69db      	ldr	r3, [r3, #28]
 800644e:	f003 0303 	and.w	r3, r3, #3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f89a 	bl	8006590 <HAL_TIM_IC_CaptureCallback>
 800645c:	e005      	b.n	800646a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f88c 	bl	800657c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f89d 	bl	80065a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	f003 0310 	and.w	r3, r3, #16
 800647a:	2b10      	cmp	r3, #16
 800647c:	d122      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	f003 0310 	and.w	r3, r3, #16
 8006488:	2b10      	cmp	r3, #16
 800648a:	d11b      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f06f 0210 	mvn.w	r2, #16
 8006494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2208      	movs	r2, #8
 800649a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d003      	beq.n	80064b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 f870 	bl	8006590 <HAL_TIM_IC_CaptureCallback>
 80064b0:	e005      	b.n	80064be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f862 	bl	800657c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 f873 	bl	80065a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d10e      	bne.n	80064f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d107      	bne.n	80064f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f06f 0201 	mvn.w	r2, #1
 80064e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7fb fbac 	bl	8001c48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064fa:	2b80      	cmp	r3, #128	; 0x80
 80064fc:	d10e      	bne.n	800651c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006508:	2b80      	cmp	r3, #128	; 0x80
 800650a:	d107      	bne.n	800651c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f902 	bl	8006720 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006526:	2b40      	cmp	r3, #64	; 0x40
 8006528:	d10e      	bne.n	8006548 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006534:	2b40      	cmp	r3, #64	; 0x40
 8006536:	d107      	bne.n	8006548 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f838 	bl	80065b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f003 0320 	and.w	r3, r3, #32
 8006552:	2b20      	cmp	r3, #32
 8006554:	d10e      	bne.n	8006574 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f003 0320 	and.w	r3, r3, #32
 8006560:	2b20      	cmp	r3, #32
 8006562:	d107      	bne.n	8006574 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f06f 0220 	mvn.w	r2, #32
 800656c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f8cc 	bl	800670c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006574:	bf00      	nop
 8006576:	3708      	adds	r7, #8
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	4a40      	ldr	r2, [pc, #256]	; (80066e0 <TIM_Base_SetConfig+0x114>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d013      	beq.n	800660c <TIM_Base_SetConfig+0x40>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ea:	d00f      	beq.n	800660c <TIM_Base_SetConfig+0x40>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a3d      	ldr	r2, [pc, #244]	; (80066e4 <TIM_Base_SetConfig+0x118>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d00b      	beq.n	800660c <TIM_Base_SetConfig+0x40>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a3c      	ldr	r2, [pc, #240]	; (80066e8 <TIM_Base_SetConfig+0x11c>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d007      	beq.n	800660c <TIM_Base_SetConfig+0x40>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a3b      	ldr	r2, [pc, #236]	; (80066ec <TIM_Base_SetConfig+0x120>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d003      	beq.n	800660c <TIM_Base_SetConfig+0x40>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a3a      	ldr	r2, [pc, #232]	; (80066f0 <TIM_Base_SetConfig+0x124>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d108      	bne.n	800661e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	4313      	orrs	r3, r2
 800661c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a2f      	ldr	r2, [pc, #188]	; (80066e0 <TIM_Base_SetConfig+0x114>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d02b      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800662c:	d027      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a2c      	ldr	r2, [pc, #176]	; (80066e4 <TIM_Base_SetConfig+0x118>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d023      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a2b      	ldr	r2, [pc, #172]	; (80066e8 <TIM_Base_SetConfig+0x11c>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d01f      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a2a      	ldr	r2, [pc, #168]	; (80066ec <TIM_Base_SetConfig+0x120>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d01b      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a29      	ldr	r2, [pc, #164]	; (80066f0 <TIM_Base_SetConfig+0x124>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d017      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a28      	ldr	r2, [pc, #160]	; (80066f4 <TIM_Base_SetConfig+0x128>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d013      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a27      	ldr	r2, [pc, #156]	; (80066f8 <TIM_Base_SetConfig+0x12c>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d00f      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a26      	ldr	r2, [pc, #152]	; (80066fc <TIM_Base_SetConfig+0x130>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d00b      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a25      	ldr	r2, [pc, #148]	; (8006700 <TIM_Base_SetConfig+0x134>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d007      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a24      	ldr	r2, [pc, #144]	; (8006704 <TIM_Base_SetConfig+0x138>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d003      	beq.n	800667e <TIM_Base_SetConfig+0xb2>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a23      	ldr	r2, [pc, #140]	; (8006708 <TIM_Base_SetConfig+0x13c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d108      	bne.n	8006690 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	4313      	orrs	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	4313      	orrs	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	689a      	ldr	r2, [r3, #8]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a0a      	ldr	r2, [pc, #40]	; (80066e0 <TIM_Base_SetConfig+0x114>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d003      	beq.n	80066c4 <TIM_Base_SetConfig+0xf8>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a0c      	ldr	r2, [pc, #48]	; (80066f0 <TIM_Base_SetConfig+0x124>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d103      	bne.n	80066cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	615a      	str	r2, [r3, #20]
}
 80066d2:	bf00      	nop
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40010000 	.word	0x40010000
 80066e4:	40000400 	.word	0x40000400
 80066e8:	40000800 	.word	0x40000800
 80066ec:	40000c00 	.word	0x40000c00
 80066f0:	40010400 	.word	0x40010400
 80066f4:	40014000 	.word	0x40014000
 80066f8:	40014400 	.word	0x40014400
 80066fc:	40014800 	.word	0x40014800
 8006700:	40001800 	.word	0x40001800
 8006704:	40001c00 	.word	0x40001c00
 8006708:	40002000 	.word	0x40002000

0800670c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e03f      	b.n	80067c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d106      	bne.n	8006760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7fb fe4e 	bl	80023fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2224      	movs	r2, #36	; 0x24
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68da      	ldr	r2, [r3, #12]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 fe35 	bl	80073e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	691a      	ldr	r2, [r3, #16]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800678c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695a      	ldr	r2, [r3, #20]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800679c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b084      	sub	sp, #16
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	4613      	mov	r3, r2
 80067da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	d11d      	bne.n	8006824 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <HAL_UART_Receive_IT+0x26>
 80067ee:	88fb      	ldrh	r3, [r7, #6]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e016      	b.n	8006826 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d101      	bne.n	8006806 <HAL_UART_Receive_IT+0x38>
 8006802:	2302      	movs	r3, #2
 8006804:	e00f      	b.n	8006826 <HAL_UART_Receive_IT+0x58>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006814:	88fb      	ldrh	r3, [r7, #6]
 8006816:	461a      	mov	r2, r3
 8006818:	68b9      	ldr	r1, [r7, #8]
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f000 fbe3 	bl	8006fe6 <UART_Start_Receive_IT>
 8006820:	4603      	mov	r3, r0
 8006822:	e000      	b.n	8006826 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006824:	2302      	movs	r3, #2
  }
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08c      	sub	sp, #48	; 0x30
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	4613      	mov	r3, r2
 800683c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b20      	cmp	r3, #32
 8006848:	d165      	bne.n	8006916 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <HAL_UART_Transmit_DMA+0x26>
 8006850:	88fb      	ldrh	r3, [r7, #6]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e05e      	b.n	8006918 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006860:	2b01      	cmp	r3, #1
 8006862:	d101      	bne.n	8006868 <HAL_UART_Transmit_DMA+0x38>
 8006864:	2302      	movs	r3, #2
 8006866:	e057      	b.n	8006918 <HAL_UART_Transmit_DMA+0xe8>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006870:	68ba      	ldr	r2, [r7, #8]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	88fa      	ldrh	r2, [r7, #6]
 800687a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	88fa      	ldrh	r2, [r7, #6]
 8006880:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2221      	movs	r2, #33	; 0x21
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006894:	4a22      	ldr	r2, [pc, #136]	; (8006920 <HAL_UART_Transmit_DMA+0xf0>)
 8006896:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689c:	4a21      	ldr	r2, [pc, #132]	; (8006924 <HAL_UART_Transmit_DMA+0xf4>)
 800689e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a4:	4a20      	ldr	r2, [pc, #128]	; (8006928 <HAL_UART_Transmit_DMA+0xf8>)
 80068a6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ac:	2200      	movs	r2, #0
 80068ae:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80068b0:	f107 0308 	add.w	r3, r7, #8
 80068b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80068ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068bc:	6819      	ldr	r1, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3304      	adds	r3, #4
 80068c4:	461a      	mov	r2, r3
 80068c6:	88fb      	ldrh	r3, [r7, #6]
 80068c8:	f7fd fe9e 	bl	8004608 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068d4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3314      	adds	r3, #20
 80068e4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	e853 3f00 	ldrex	r3, [r3]
 80068ec:	617b      	str	r3, [r7, #20]
   return(result);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3314      	adds	r3, #20
 80068fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068fe:	627a      	str	r2, [r7, #36]	; 0x24
 8006900:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	6a39      	ldr	r1, [r7, #32]
 8006904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006906:	e841 2300 	strex	r3, r2, [r1]
 800690a:	61fb      	str	r3, [r7, #28]
   return(result);
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1e5      	bne.n	80068de <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	e000      	b.n	8006918 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006916:	2302      	movs	r3, #2
  }
}
 8006918:	4618      	mov	r0, r3
 800691a:	3730      	adds	r7, #48	; 0x30
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	08006e9d 	.word	0x08006e9d
 8006924:	08006f37 	.word	0x08006f37
 8006928:	08006f53 	.word	0x08006f53

0800692c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b0ba      	sub	sp, #232	; 0xe8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006952:	2300      	movs	r3, #0
 8006954:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006958:	2300      	movs	r3, #0
 800695a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800695e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006962:	f003 030f 	and.w	r3, r3, #15
 8006966:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800696a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10f      	bne.n	8006992 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006976:	f003 0320 	and.w	r3, r3, #32
 800697a:	2b00      	cmp	r3, #0
 800697c:	d009      	beq.n	8006992 <HAL_UART_IRQHandler+0x66>
 800697e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006982:	f003 0320 	and.w	r3, r3, #32
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 fc70 	bl	8007270 <UART_Receive_IT>
      return;
 8006990:	e256      	b.n	8006e40 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006992:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006996:	2b00      	cmp	r3, #0
 8006998:	f000 80de 	beq.w	8006b58 <HAL_UART_IRQHandler+0x22c>
 800699c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d106      	bne.n	80069b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80069a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 80d1 	beq.w	8006b58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80069b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00b      	beq.n	80069da <HAL_UART_IRQHandler+0xae>
 80069c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	f043 0201 	orr.w	r2, r3, #1
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069de:	f003 0304 	and.w	r3, r3, #4
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00b      	beq.n	80069fe <HAL_UART_IRQHandler+0xd2>
 80069e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d005      	beq.n	80069fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f6:	f043 0202 	orr.w	r2, r3, #2
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00b      	beq.n	8006a22 <HAL_UART_IRQHandler+0xf6>
 8006a0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a0e:	f003 0301 	and.w	r3, r3, #1
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d005      	beq.n	8006a22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1a:	f043 0204 	orr.w	r2, r3, #4
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a26:	f003 0308 	and.w	r3, r3, #8
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d011      	beq.n	8006a52 <HAL_UART_IRQHandler+0x126>
 8006a2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a32:	f003 0320 	and.w	r3, r3, #32
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d105      	bne.n	8006a46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d005      	beq.n	8006a52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4a:	f043 0208 	orr.w	r2, r3, #8
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	f000 81ed 	beq.w	8006e36 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a60:	f003 0320 	and.w	r3, r3, #32
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d008      	beq.n	8006a7a <HAL_UART_IRQHandler+0x14e>
 8006a68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a6c:	f003 0320 	and.w	r3, r3, #32
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d002      	beq.n	8006a7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 fbfb 	bl	8007270 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	695b      	ldr	r3, [r3, #20]
 8006a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a84:	2b40      	cmp	r3, #64	; 0x40
 8006a86:	bf0c      	ite	eq
 8006a88:	2301      	moveq	r3, #1
 8006a8a:	2300      	movne	r3, #0
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d103      	bne.n	8006aa6 <HAL_UART_IRQHandler+0x17a>
 8006a9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d04f      	beq.n	8006b46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fb03 	bl	80070b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab6:	2b40      	cmp	r3, #64	; 0x40
 8006ab8:	d141      	bne.n	8006b3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	3314      	adds	r3, #20
 8006ac0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ac8:	e853 3f00 	ldrex	r3, [r3]
 8006acc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ad0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ad4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ad8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	3314      	adds	r3, #20
 8006ae2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ae6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006aea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006af2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006af6:	e841 2300 	strex	r3, r2, [r1]
 8006afa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006afe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1d9      	bne.n	8006aba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d013      	beq.n	8006b36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b12:	4a7d      	ldr	r2, [pc, #500]	; (8006d08 <HAL_UART_IRQHandler+0x3dc>)
 8006b14:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f7fd fe3c 	bl	8004798 <HAL_DMA_Abort_IT>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d016      	beq.n	8006b54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b30:	4610      	mov	r0, r2
 8006b32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b34:	e00e      	b.n	8006b54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f99a 	bl	8006e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b3c:	e00a      	b.n	8006b54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f996 	bl	8006e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b44:	e006      	b.n	8006b54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f992 	bl	8006e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006b52:	e170      	b.n	8006e36 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b54:	bf00      	nop
    return;
 8006b56:	e16e      	b.n	8006e36 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	f040 814a 	bne.w	8006df6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b66:	f003 0310 	and.w	r3, r3, #16
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 8143 	beq.w	8006df6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b74:	f003 0310 	and.w	r3, r3, #16
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 813c 	beq.w	8006df6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60bb      	str	r3, [r7, #8]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	60bb      	str	r3, [r7, #8]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	60bb      	str	r3, [r7, #8]
 8006b92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9e:	2b40      	cmp	r3, #64	; 0x40
 8006ba0:	f040 80b4 	bne.w	8006d0c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006bb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 8140 	beq.w	8006e3a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	f080 8139 	bcs.w	8006e3a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006bce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bda:	f000 8088 	beq.w	8006cee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	330c      	adds	r3, #12
 8006be4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006bf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	330c      	adds	r3, #12
 8006c06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006c0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c12:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006c16:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006c22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1d9      	bne.n	8006bde <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	3314      	adds	r3, #20
 8006c30:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c34:	e853 3f00 	ldrex	r3, [r3]
 8006c38:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006c3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c3c:	f023 0301 	bic.w	r3, r3, #1
 8006c40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	3314      	adds	r3, #20
 8006c4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c4e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006c52:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c54:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006c56:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006c5a:	e841 2300 	strex	r3, r2, [r1]
 8006c5e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006c60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1e1      	bne.n	8006c2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	3314      	adds	r3, #20
 8006c6c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	3314      	adds	r3, #20
 8006c86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006c8a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006c8c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006c90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006c92:	e841 2300 	strex	r3, r2, [r1]
 8006c96:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006c98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1e3      	bne.n	8006c66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2220      	movs	r2, #32
 8006ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	330c      	adds	r3, #12
 8006cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cb6:	e853 3f00 	ldrex	r3, [r3]
 8006cba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006cbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cbe:	f023 0310 	bic.w	r3, r3, #16
 8006cc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	330c      	adds	r3, #12
 8006ccc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006cd0:	65ba      	str	r2, [r7, #88]	; 0x58
 8006cd2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006cd6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006cd8:	e841 2300 	strex	r3, r2, [r1]
 8006cdc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006cde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1e3      	bne.n	8006cac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f7fd fce5 	bl	80046b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 f8c0 	bl	8006e84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d04:	e099      	b.n	8006e3a <HAL_UART_IRQHandler+0x50e>
 8006d06:	bf00      	nop
 8006d08:	08007179 	.word	0x08007179
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 808b 	beq.w	8006e3e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006d28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 8086 	beq.w	8006e3e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	330c      	adds	r3, #12
 8006d38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3c:	e853 3f00 	ldrex	r3, [r3]
 8006d40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	330c      	adds	r3, #12
 8006d52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006d56:	647a      	str	r2, [r7, #68]	; 0x44
 8006d58:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d5e:	e841 2300 	strex	r3, r2, [r1]
 8006d62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1e3      	bne.n	8006d32 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3314      	adds	r3, #20
 8006d70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	e853 3f00 	ldrex	r3, [r3]
 8006d78:	623b      	str	r3, [r7, #32]
   return(result);
 8006d7a:	6a3b      	ldr	r3, [r7, #32]
 8006d7c:	f023 0301 	bic.w	r3, r3, #1
 8006d80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3314      	adds	r3, #20
 8006d8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006d8e:	633a      	str	r2, [r7, #48]	; 0x30
 8006d90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d96:	e841 2300 	strex	r3, r2, [r1]
 8006d9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1e3      	bne.n	8006d6a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2220      	movs	r2, #32
 8006da6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	330c      	adds	r3, #12
 8006db6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	e853 3f00 	ldrex	r3, [r3]
 8006dbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f023 0310 	bic.w	r3, r3, #16
 8006dc6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	330c      	adds	r3, #12
 8006dd0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006dd4:	61fa      	str	r2, [r7, #28]
 8006dd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	69b9      	ldr	r1, [r7, #24]
 8006dda:	69fa      	ldr	r2, [r7, #28]
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	617b      	str	r3, [r7, #20]
   return(result);
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e3      	bne.n	8006db0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006de8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006dec:	4619      	mov	r1, r3
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 f848 	bl	8006e84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006df4:	e023      	b.n	8006e3e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d009      	beq.n	8006e16 <HAL_UART_IRQHandler+0x4ea>
 8006e02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d003      	beq.n	8006e16 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 f9c6 	bl	80071a0 <UART_Transmit_IT>
    return;
 8006e14:	e014      	b.n	8006e40 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00e      	beq.n	8006e40 <HAL_UART_IRQHandler+0x514>
 8006e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d008      	beq.n	8006e40 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fa06 	bl	8007240 <UART_EndTransmit_IT>
    return;
 8006e34:	e004      	b.n	8006e40 <HAL_UART_IRQHandler+0x514>
    return;
 8006e36:	bf00      	nop
 8006e38:	e002      	b.n	8006e40 <HAL_UART_IRQHandler+0x514>
      return;
 8006e3a:	bf00      	nop
 8006e3c:	e000      	b.n	8006e40 <HAL_UART_IRQHandler+0x514>
      return;
 8006e3e:	bf00      	nop
  }
}
 8006e40:	37e8      	adds	r7, #232	; 0xe8
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop

08006e48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006e50:	bf00      	nop
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006e64:	bf00      	nop
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b090      	sub	sp, #64	; 0x40
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d137      	bne.n	8006f28 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006eb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eba:	2200      	movs	r2, #0
 8006ebc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3314      	adds	r3, #20
 8006ec4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	623b      	str	r3, [r7, #32]
   return(result);
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ed4:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3314      	adds	r3, #20
 8006edc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ede:	633a      	str	r2, [r7, #48]	; 0x30
 8006ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ee4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e5      	bne.n	8006ebe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	330c      	adds	r3, #12
 8006ef8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	e853 3f00 	ldrex	r3, [r3]
 8006f00:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f08:	637b      	str	r3, [r7, #52]	; 0x34
 8006f0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	330c      	adds	r3, #12
 8006f10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f12:	61fa      	str	r2, [r7, #28]
 8006f14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f16:	69b9      	ldr	r1, [r7, #24]
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	e841 2300 	strex	r3, r2, [r1]
 8006f1e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1e5      	bne.n	8006ef2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f26:	e002      	b.n	8006f2e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006f28:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006f2a:	f7ff ff8d 	bl	8006e48 <HAL_UART_TxCpltCallback>
}
 8006f2e:	bf00      	nop
 8006f30:	3740      	adds	r7, #64	; 0x40
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}

08006f36 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f42:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	f7ff ff89 	bl	8006e5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f4a:	bf00      	nop
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f62:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f6e:	2b80      	cmp	r3, #128	; 0x80
 8006f70:	bf0c      	ite	eq
 8006f72:	2301      	moveq	r3, #1
 8006f74:	2300      	movne	r3, #0
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	2b21      	cmp	r3, #33	; 0x21
 8006f84:	d108      	bne.n	8006f98 <UART_DMAError+0x46>
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d005      	beq.n	8006f98 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006f92:	68b8      	ldr	r0, [r7, #8]
 8006f94:	f000 f865 	bl	8007062 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa2:	2b40      	cmp	r3, #64	; 0x40
 8006fa4:	bf0c      	ite	eq
 8006fa6:	2301      	moveq	r3, #1
 8006fa8:	2300      	movne	r3, #0
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b22      	cmp	r3, #34	; 0x22
 8006fb8:	d108      	bne.n	8006fcc <UART_DMAError+0x7a>
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d005      	beq.n	8006fcc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006fc6:	68b8      	ldr	r0, [r7, #8]
 8006fc8:	f000 f873 	bl	80070b2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd0:	f043 0210 	orr.w	r2, r3, #16
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fd8:	68b8      	ldr	r0, [r7, #8]
 8006fda:	f7ff ff49 	bl	8006e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fde:	bf00      	nop
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fe6:	b480      	push	{r7}
 8006fe8:	b085      	sub	sp, #20
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	60f8      	str	r0, [r7, #12]
 8006fee:	60b9      	str	r1, [r7, #8]
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	88fa      	ldrh	r2, [r7, #6]
 8006ffe:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	88fa      	ldrh	r2, [r7, #6]
 8007004:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2222      	movs	r2, #34	; 0x22
 8007010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2200      	movs	r2, #0
 8007018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d007      	beq.n	8007034 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007032:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695a      	ldr	r2, [r3, #20]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f042 0201 	orr.w	r2, r2, #1
 8007042:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68da      	ldr	r2, [r3, #12]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f042 0220 	orr.w	r2, r2, #32
 8007052:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007062:	b480      	push	{r7}
 8007064:	b089      	sub	sp, #36	; 0x24
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	330c      	adds	r3, #12
 8007070:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	e853 3f00 	ldrex	r3, [r3]
 8007078:	60bb      	str	r3, [r7, #8]
   return(result);
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007080:	61fb      	str	r3, [r7, #28]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	330c      	adds	r3, #12
 8007088:	69fa      	ldr	r2, [r7, #28]
 800708a:	61ba      	str	r2, [r7, #24]
 800708c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708e:	6979      	ldr	r1, [r7, #20]
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	e841 2300 	strex	r3, r2, [r1]
 8007096:	613b      	str	r3, [r7, #16]
   return(result);
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1e5      	bne.n	800706a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2220      	movs	r2, #32
 80070a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80070a6:	bf00      	nop
 80070a8:	3724      	adds	r7, #36	; 0x24
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr

080070b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b095      	sub	sp, #84	; 0x54
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	330c      	adds	r3, #12
 80070c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c4:	e853 3f00 	ldrex	r3, [r3]
 80070c8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	330c      	adds	r3, #12
 80070d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070da:	643a      	str	r2, [r7, #64]	; 0x40
 80070dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070e2:	e841 2300 	strex	r3, r2, [r1]
 80070e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1e5      	bne.n	80070ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	3314      	adds	r3, #20
 80070f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f6:	6a3b      	ldr	r3, [r7, #32]
 80070f8:	e853 3f00 	ldrex	r3, [r3]
 80070fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	f023 0301 	bic.w	r3, r3, #1
 8007104:	64bb      	str	r3, [r7, #72]	; 0x48
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	3314      	adds	r3, #20
 800710c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800710e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007110:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007112:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007114:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007116:	e841 2300 	strex	r3, r2, [r1]
 800711a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1e5      	bne.n	80070ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007126:	2b01      	cmp	r3, #1
 8007128:	d119      	bne.n	800715e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	330c      	adds	r3, #12
 8007130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	60bb      	str	r3, [r7, #8]
   return(result);
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f023 0310 	bic.w	r3, r3, #16
 8007140:	647b      	str	r3, [r7, #68]	; 0x44
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800714a:	61ba      	str	r2, [r7, #24]
 800714c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	6979      	ldr	r1, [r7, #20]
 8007150:	69ba      	ldr	r2, [r7, #24]
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	613b      	str	r3, [r7, #16]
   return(result);
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e5      	bne.n	800712a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2220      	movs	r2, #32
 8007162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800716c:	bf00      	nop
 800716e:	3754      	adds	r7, #84	; 0x54
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007184:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2200      	movs	r2, #0
 800718a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f7ff fe6c 	bl	8006e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007198:	bf00      	nop
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b21      	cmp	r3, #33	; 0x21
 80071b2:	d13e      	bne.n	8007232 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071bc:	d114      	bne.n	80071e8 <UART_Transmit_IT+0x48>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d110      	bne.n	80071e8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	881b      	ldrh	r3, [r3, #0]
 80071d0:	461a      	mov	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071da:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	1c9a      	adds	r2, r3, #2
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	621a      	str	r2, [r3, #32]
 80071e6:	e008      	b.n	80071fa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	1c59      	adds	r1, r3, #1
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	6211      	str	r1, [r2, #32]
 80071f2:	781a      	ldrb	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071fe:	b29b      	uxth	r3, r3
 8007200:	3b01      	subs	r3, #1
 8007202:	b29b      	uxth	r3, r3
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	4619      	mov	r1, r3
 8007208:	84d1      	strh	r1, [r2, #38]	; 0x26
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10f      	bne.n	800722e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68da      	ldr	r2, [r3, #12]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800721c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68da      	ldr	r2, [r3, #12]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800722c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800722e:	2300      	movs	r3, #0
 8007230:	e000      	b.n	8007234 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007232:	2302      	movs	r3, #2
  }
}
 8007234:	4618      	mov	r0, r3
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68da      	ldr	r2, [r3, #12]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007256:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2220      	movs	r2, #32
 800725c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f7ff fdf1 	bl	8006e48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3708      	adds	r7, #8
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b08c      	sub	sp, #48	; 0x30
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800727e:	b2db      	uxtb	r3, r3
 8007280:	2b22      	cmp	r3, #34	; 0x22
 8007282:	f040 80ab 	bne.w	80073dc <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800728e:	d117      	bne.n	80072c0 <UART_Receive_IT+0x50>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d113      	bne.n	80072c0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007298:	2300      	movs	r3, #0
 800729a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b8:	1c9a      	adds	r2, r3, #2
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	629a      	str	r2, [r3, #40]	; 0x28
 80072be:	e026      	b.n	800730e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80072c6:	2300      	movs	r3, #0
 80072c8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072d2:	d007      	beq.n	80072e4 <UART_Receive_IT+0x74>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10a      	bne.n	80072f2 <UART_Receive_IT+0x82>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d106      	bne.n	80072f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ee:	701a      	strb	r2, [r3, #0]
 80072f0:	e008      	b.n	8007304 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007302:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007308:	1c5a      	adds	r2, r3, #1
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007312:	b29b      	uxth	r3, r3
 8007314:	3b01      	subs	r3, #1
 8007316:	b29b      	uxth	r3, r3
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	4619      	mov	r1, r3
 800731c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800731e:	2b00      	cmp	r3, #0
 8007320:	d15a      	bne.n	80073d8 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68da      	ldr	r2, [r3, #12]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f022 0220 	bic.w	r2, r2, #32
 8007330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68da      	ldr	r2, [r3, #12]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007340:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	695a      	ldr	r2, [r3, #20]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f022 0201 	bic.w	r2, r2, #1
 8007350:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2220      	movs	r2, #32
 8007356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735e:	2b01      	cmp	r3, #1
 8007360:	d135      	bne.n	80073ce <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	330c      	adds	r3, #12
 800736e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	e853 3f00 	ldrex	r3, [r3]
 8007376:	613b      	str	r3, [r7, #16]
   return(result);
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	f023 0310 	bic.w	r3, r3, #16
 800737e:	627b      	str	r3, [r7, #36]	; 0x24
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	330c      	adds	r3, #12
 8007386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007388:	623a      	str	r2, [r7, #32]
 800738a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738c:	69f9      	ldr	r1, [r7, #28]
 800738e:	6a3a      	ldr	r2, [r7, #32]
 8007390:	e841 2300 	strex	r3, r2, [r1]
 8007394:	61bb      	str	r3, [r7, #24]
   return(result);
 8007396:	69bb      	ldr	r3, [r7, #24]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1e5      	bne.n	8007368 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0310 	and.w	r3, r3, #16
 80073a6:	2b10      	cmp	r3, #16
 80073a8:	d10a      	bne.n	80073c0 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073aa:	2300      	movs	r3, #0
 80073ac:	60fb      	str	r3, [r7, #12]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	60fb      	str	r3, [r7, #12]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	60fb      	str	r3, [r7, #12]
 80073be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073c4:	4619      	mov	r1, r3
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f7ff fd5c 	bl	8006e84 <HAL_UARTEx_RxEventCallback>
 80073cc:	e002      	b.n	80073d4 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f7fb f8cc 	bl	800256c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	e002      	b.n	80073de <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80073d8:	2300      	movs	r3, #0
 80073da:	e000      	b.n	80073de <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80073dc:	2302      	movs	r3, #2
  }
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3730      	adds	r7, #48	; 0x30
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
	...

080073e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073ec:	b0c0      	sub	sp, #256	; 0x100
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007404:	68d9      	ldr	r1, [r3, #12]
 8007406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	ea40 0301 	orr.w	r3, r0, r1
 8007410:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	431a      	orrs	r2, r3
 8007420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	431a      	orrs	r2, r3
 8007428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	4313      	orrs	r3, r2
 8007430:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007440:	f021 010c 	bic.w	r1, r1, #12
 8007444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800744e:	430b      	orrs	r3, r1
 8007450:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800745e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007462:	6999      	ldr	r1, [r3, #24]
 8007464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	ea40 0301 	orr.w	r3, r0, r1
 800746e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	4b8f      	ldr	r3, [pc, #572]	; (80076b4 <UART_SetConfig+0x2cc>)
 8007478:	429a      	cmp	r2, r3
 800747a:	d005      	beq.n	8007488 <UART_SetConfig+0xa0>
 800747c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	4b8d      	ldr	r3, [pc, #564]	; (80076b8 <UART_SetConfig+0x2d0>)
 8007484:	429a      	cmp	r2, r3
 8007486:	d104      	bne.n	8007492 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007488:	f7fe fa4c 	bl	8005924 <HAL_RCC_GetPCLK2Freq>
 800748c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007490:	e003      	b.n	800749a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007492:	f7fe fa33 	bl	80058fc <HAL_RCC_GetPCLK1Freq>
 8007496:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800749a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800749e:	69db      	ldr	r3, [r3, #28]
 80074a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074a4:	f040 810c 	bne.w	80076c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074ac:	2200      	movs	r2, #0
 80074ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80074b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80074b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80074ba:	4622      	mov	r2, r4
 80074bc:	462b      	mov	r3, r5
 80074be:	1891      	adds	r1, r2, r2
 80074c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80074c2:	415b      	adcs	r3, r3
 80074c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80074ca:	4621      	mov	r1, r4
 80074cc:	eb12 0801 	adds.w	r8, r2, r1
 80074d0:	4629      	mov	r1, r5
 80074d2:	eb43 0901 	adc.w	r9, r3, r1
 80074d6:	f04f 0200 	mov.w	r2, #0
 80074da:	f04f 0300 	mov.w	r3, #0
 80074de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074ea:	4690      	mov	r8, r2
 80074ec:	4699      	mov	r9, r3
 80074ee:	4623      	mov	r3, r4
 80074f0:	eb18 0303 	adds.w	r3, r8, r3
 80074f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80074f8:	462b      	mov	r3, r5
 80074fa:	eb49 0303 	adc.w	r3, r9, r3
 80074fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800750e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007512:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007516:	460b      	mov	r3, r1
 8007518:	18db      	adds	r3, r3, r3
 800751a:	653b      	str	r3, [r7, #80]	; 0x50
 800751c:	4613      	mov	r3, r2
 800751e:	eb42 0303 	adc.w	r3, r2, r3
 8007522:	657b      	str	r3, [r7, #84]	; 0x54
 8007524:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007528:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800752c:	f7f9 fbac 	bl	8000c88 <__aeabi_uldivmod>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4b61      	ldr	r3, [pc, #388]	; (80076bc <UART_SetConfig+0x2d4>)
 8007536:	fba3 2302 	umull	r2, r3, r3, r2
 800753a:	095b      	lsrs	r3, r3, #5
 800753c:	011c      	lsls	r4, r3, #4
 800753e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007542:	2200      	movs	r2, #0
 8007544:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007548:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800754c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007550:	4642      	mov	r2, r8
 8007552:	464b      	mov	r3, r9
 8007554:	1891      	adds	r1, r2, r2
 8007556:	64b9      	str	r1, [r7, #72]	; 0x48
 8007558:	415b      	adcs	r3, r3
 800755a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800755c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007560:	4641      	mov	r1, r8
 8007562:	eb12 0a01 	adds.w	sl, r2, r1
 8007566:	4649      	mov	r1, r9
 8007568:	eb43 0b01 	adc.w	fp, r3, r1
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	f04f 0300 	mov.w	r3, #0
 8007574:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007578:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800757c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007580:	4692      	mov	sl, r2
 8007582:	469b      	mov	fp, r3
 8007584:	4643      	mov	r3, r8
 8007586:	eb1a 0303 	adds.w	r3, sl, r3
 800758a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800758e:	464b      	mov	r3, r9
 8007590:	eb4b 0303 	adc.w	r3, fp, r3
 8007594:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80075a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80075ac:	460b      	mov	r3, r1
 80075ae:	18db      	adds	r3, r3, r3
 80075b0:	643b      	str	r3, [r7, #64]	; 0x40
 80075b2:	4613      	mov	r3, r2
 80075b4:	eb42 0303 	adc.w	r3, r2, r3
 80075b8:	647b      	str	r3, [r7, #68]	; 0x44
 80075ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80075be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80075c2:	f7f9 fb61 	bl	8000c88 <__aeabi_uldivmod>
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	4611      	mov	r1, r2
 80075cc:	4b3b      	ldr	r3, [pc, #236]	; (80076bc <UART_SetConfig+0x2d4>)
 80075ce:	fba3 2301 	umull	r2, r3, r3, r1
 80075d2:	095b      	lsrs	r3, r3, #5
 80075d4:	2264      	movs	r2, #100	; 0x64
 80075d6:	fb02 f303 	mul.w	r3, r2, r3
 80075da:	1acb      	subs	r3, r1, r3
 80075dc:	00db      	lsls	r3, r3, #3
 80075de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80075e2:	4b36      	ldr	r3, [pc, #216]	; (80076bc <UART_SetConfig+0x2d4>)
 80075e4:	fba3 2302 	umull	r2, r3, r3, r2
 80075e8:	095b      	lsrs	r3, r3, #5
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075f0:	441c      	add	r4, r3
 80075f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80075fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007600:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007604:	4642      	mov	r2, r8
 8007606:	464b      	mov	r3, r9
 8007608:	1891      	adds	r1, r2, r2
 800760a:	63b9      	str	r1, [r7, #56]	; 0x38
 800760c:	415b      	adcs	r3, r3
 800760e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007610:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007614:	4641      	mov	r1, r8
 8007616:	1851      	adds	r1, r2, r1
 8007618:	6339      	str	r1, [r7, #48]	; 0x30
 800761a:	4649      	mov	r1, r9
 800761c:	414b      	adcs	r3, r1
 800761e:	637b      	str	r3, [r7, #52]	; 0x34
 8007620:	f04f 0200 	mov.w	r2, #0
 8007624:	f04f 0300 	mov.w	r3, #0
 8007628:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800762c:	4659      	mov	r1, fp
 800762e:	00cb      	lsls	r3, r1, #3
 8007630:	4651      	mov	r1, sl
 8007632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007636:	4651      	mov	r1, sl
 8007638:	00ca      	lsls	r2, r1, #3
 800763a:	4610      	mov	r0, r2
 800763c:	4619      	mov	r1, r3
 800763e:	4603      	mov	r3, r0
 8007640:	4642      	mov	r2, r8
 8007642:	189b      	adds	r3, r3, r2
 8007644:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007648:	464b      	mov	r3, r9
 800764a:	460a      	mov	r2, r1
 800764c:	eb42 0303 	adc.w	r3, r2, r3
 8007650:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007660:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007664:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007668:	460b      	mov	r3, r1
 800766a:	18db      	adds	r3, r3, r3
 800766c:	62bb      	str	r3, [r7, #40]	; 0x28
 800766e:	4613      	mov	r3, r2
 8007670:	eb42 0303 	adc.w	r3, r2, r3
 8007674:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007676:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800767a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800767e:	f7f9 fb03 	bl	8000c88 <__aeabi_uldivmod>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	4b0d      	ldr	r3, [pc, #52]	; (80076bc <UART_SetConfig+0x2d4>)
 8007688:	fba3 1302 	umull	r1, r3, r3, r2
 800768c:	095b      	lsrs	r3, r3, #5
 800768e:	2164      	movs	r1, #100	; 0x64
 8007690:	fb01 f303 	mul.w	r3, r1, r3
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	00db      	lsls	r3, r3, #3
 8007698:	3332      	adds	r3, #50	; 0x32
 800769a:	4a08      	ldr	r2, [pc, #32]	; (80076bc <UART_SetConfig+0x2d4>)
 800769c:	fba2 2303 	umull	r2, r3, r2, r3
 80076a0:	095b      	lsrs	r3, r3, #5
 80076a2:	f003 0207 	and.w	r2, r3, #7
 80076a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4422      	add	r2, r4
 80076ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80076b0:	e105      	b.n	80078be <UART_SetConfig+0x4d6>
 80076b2:	bf00      	nop
 80076b4:	40011000 	.word	0x40011000
 80076b8:	40011400 	.word	0x40011400
 80076bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80076c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076c4:	2200      	movs	r2, #0
 80076c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80076ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80076ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80076d2:	4642      	mov	r2, r8
 80076d4:	464b      	mov	r3, r9
 80076d6:	1891      	adds	r1, r2, r2
 80076d8:	6239      	str	r1, [r7, #32]
 80076da:	415b      	adcs	r3, r3
 80076dc:	627b      	str	r3, [r7, #36]	; 0x24
 80076de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80076e2:	4641      	mov	r1, r8
 80076e4:	1854      	adds	r4, r2, r1
 80076e6:	4649      	mov	r1, r9
 80076e8:	eb43 0501 	adc.w	r5, r3, r1
 80076ec:	f04f 0200 	mov.w	r2, #0
 80076f0:	f04f 0300 	mov.w	r3, #0
 80076f4:	00eb      	lsls	r3, r5, #3
 80076f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076fa:	00e2      	lsls	r2, r4, #3
 80076fc:	4614      	mov	r4, r2
 80076fe:	461d      	mov	r5, r3
 8007700:	4643      	mov	r3, r8
 8007702:	18e3      	adds	r3, r4, r3
 8007704:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007708:	464b      	mov	r3, r9
 800770a:	eb45 0303 	adc.w	r3, r5, r3
 800770e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800771e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007722:	f04f 0200 	mov.w	r2, #0
 8007726:	f04f 0300 	mov.w	r3, #0
 800772a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800772e:	4629      	mov	r1, r5
 8007730:	008b      	lsls	r3, r1, #2
 8007732:	4621      	mov	r1, r4
 8007734:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007738:	4621      	mov	r1, r4
 800773a:	008a      	lsls	r2, r1, #2
 800773c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007740:	f7f9 faa2 	bl	8000c88 <__aeabi_uldivmod>
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	4b60      	ldr	r3, [pc, #384]	; (80078cc <UART_SetConfig+0x4e4>)
 800774a:	fba3 2302 	umull	r2, r3, r3, r2
 800774e:	095b      	lsrs	r3, r3, #5
 8007750:	011c      	lsls	r4, r3, #4
 8007752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007756:	2200      	movs	r2, #0
 8007758:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800775c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007760:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007764:	4642      	mov	r2, r8
 8007766:	464b      	mov	r3, r9
 8007768:	1891      	adds	r1, r2, r2
 800776a:	61b9      	str	r1, [r7, #24]
 800776c:	415b      	adcs	r3, r3
 800776e:	61fb      	str	r3, [r7, #28]
 8007770:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007774:	4641      	mov	r1, r8
 8007776:	1851      	adds	r1, r2, r1
 8007778:	6139      	str	r1, [r7, #16]
 800777a:	4649      	mov	r1, r9
 800777c:	414b      	adcs	r3, r1
 800777e:	617b      	str	r3, [r7, #20]
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	f04f 0300 	mov.w	r3, #0
 8007788:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800778c:	4659      	mov	r1, fp
 800778e:	00cb      	lsls	r3, r1, #3
 8007790:	4651      	mov	r1, sl
 8007792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007796:	4651      	mov	r1, sl
 8007798:	00ca      	lsls	r2, r1, #3
 800779a:	4610      	mov	r0, r2
 800779c:	4619      	mov	r1, r3
 800779e:	4603      	mov	r3, r0
 80077a0:	4642      	mov	r2, r8
 80077a2:	189b      	adds	r3, r3, r2
 80077a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80077a8:	464b      	mov	r3, r9
 80077aa:	460a      	mov	r2, r1
 80077ac:	eb42 0303 	adc.w	r3, r2, r3
 80077b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80077b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80077be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80077c0:	f04f 0200 	mov.w	r2, #0
 80077c4:	f04f 0300 	mov.w	r3, #0
 80077c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80077cc:	4649      	mov	r1, r9
 80077ce:	008b      	lsls	r3, r1, #2
 80077d0:	4641      	mov	r1, r8
 80077d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077d6:	4641      	mov	r1, r8
 80077d8:	008a      	lsls	r2, r1, #2
 80077da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80077de:	f7f9 fa53 	bl	8000c88 <__aeabi_uldivmod>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	4b39      	ldr	r3, [pc, #228]	; (80078cc <UART_SetConfig+0x4e4>)
 80077e8:	fba3 1302 	umull	r1, r3, r3, r2
 80077ec:	095b      	lsrs	r3, r3, #5
 80077ee:	2164      	movs	r1, #100	; 0x64
 80077f0:	fb01 f303 	mul.w	r3, r1, r3
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	011b      	lsls	r3, r3, #4
 80077f8:	3332      	adds	r3, #50	; 0x32
 80077fa:	4a34      	ldr	r2, [pc, #208]	; (80078cc <UART_SetConfig+0x4e4>)
 80077fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007800:	095b      	lsrs	r3, r3, #5
 8007802:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007806:	441c      	add	r4, r3
 8007808:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800780c:	2200      	movs	r2, #0
 800780e:	673b      	str	r3, [r7, #112]	; 0x70
 8007810:	677a      	str	r2, [r7, #116]	; 0x74
 8007812:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007816:	4642      	mov	r2, r8
 8007818:	464b      	mov	r3, r9
 800781a:	1891      	adds	r1, r2, r2
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	415b      	adcs	r3, r3
 8007820:	60fb      	str	r3, [r7, #12]
 8007822:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007826:	4641      	mov	r1, r8
 8007828:	1851      	adds	r1, r2, r1
 800782a:	6039      	str	r1, [r7, #0]
 800782c:	4649      	mov	r1, r9
 800782e:	414b      	adcs	r3, r1
 8007830:	607b      	str	r3, [r7, #4]
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	f04f 0300 	mov.w	r3, #0
 800783a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800783e:	4659      	mov	r1, fp
 8007840:	00cb      	lsls	r3, r1, #3
 8007842:	4651      	mov	r1, sl
 8007844:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007848:	4651      	mov	r1, sl
 800784a:	00ca      	lsls	r2, r1, #3
 800784c:	4610      	mov	r0, r2
 800784e:	4619      	mov	r1, r3
 8007850:	4603      	mov	r3, r0
 8007852:	4642      	mov	r2, r8
 8007854:	189b      	adds	r3, r3, r2
 8007856:	66bb      	str	r3, [r7, #104]	; 0x68
 8007858:	464b      	mov	r3, r9
 800785a:	460a      	mov	r2, r1
 800785c:	eb42 0303 	adc.w	r3, r2, r3
 8007860:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	663b      	str	r3, [r7, #96]	; 0x60
 800786c:	667a      	str	r2, [r7, #100]	; 0x64
 800786e:	f04f 0200 	mov.w	r2, #0
 8007872:	f04f 0300 	mov.w	r3, #0
 8007876:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800787a:	4649      	mov	r1, r9
 800787c:	008b      	lsls	r3, r1, #2
 800787e:	4641      	mov	r1, r8
 8007880:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007884:	4641      	mov	r1, r8
 8007886:	008a      	lsls	r2, r1, #2
 8007888:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800788c:	f7f9 f9fc 	bl	8000c88 <__aeabi_uldivmod>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	4b0d      	ldr	r3, [pc, #52]	; (80078cc <UART_SetConfig+0x4e4>)
 8007896:	fba3 1302 	umull	r1, r3, r3, r2
 800789a:	095b      	lsrs	r3, r3, #5
 800789c:	2164      	movs	r1, #100	; 0x64
 800789e:	fb01 f303 	mul.w	r3, r1, r3
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	011b      	lsls	r3, r3, #4
 80078a6:	3332      	adds	r3, #50	; 0x32
 80078a8:	4a08      	ldr	r2, [pc, #32]	; (80078cc <UART_SetConfig+0x4e4>)
 80078aa:	fba2 2303 	umull	r2, r3, r2, r3
 80078ae:	095b      	lsrs	r3, r3, #5
 80078b0:	f003 020f 	and.w	r2, r3, #15
 80078b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4422      	add	r2, r4
 80078bc:	609a      	str	r2, [r3, #8]
}
 80078be:	bf00      	nop
 80078c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80078c4:	46bd      	mov	sp, r7
 80078c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078ca:	bf00      	nop
 80078cc:	51eb851f 	.word	0x51eb851f

080078d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	4603      	mov	r3, r0
 80078d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80078da:	2300      	movs	r3, #0
 80078dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80078de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078e2:	2b84      	cmp	r3, #132	; 0x84
 80078e4:	d005      	beq.n	80078f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80078e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	4413      	add	r3, r2
 80078ee:	3303      	adds	r3, #3
 80078f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80078f2:	68fb      	ldr	r3, [r7, #12]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3714      	adds	r7, #20
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007904:	f000 fade 	bl	8007ec4 <vTaskStartScheduler>
  
  return osOK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	bd80      	pop	{r7, pc}

0800790e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800790e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007910:	b089      	sub	sp, #36	; 0x24
 8007912:	af04      	add	r7, sp, #16
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d020      	beq.n	8007962 <osThreadCreate+0x54>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d01c      	beq.n	8007962 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685c      	ldr	r4, [r3, #4]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681d      	ldr	r5, [r3, #0]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	691e      	ldr	r6, [r3, #16]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800793a:	4618      	mov	r0, r3
 800793c:	f7ff ffc8 	bl	80078d0 <makeFreeRtosPriority>
 8007940:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800794a:	9202      	str	r2, [sp, #8]
 800794c:	9301      	str	r3, [sp, #4]
 800794e:	9100      	str	r1, [sp, #0]
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	4632      	mov	r2, r6
 8007954:	4629      	mov	r1, r5
 8007956:	4620      	mov	r0, r4
 8007958:	f000 f8ed 	bl	8007b36 <xTaskCreateStatic>
 800795c:	4603      	mov	r3, r0
 800795e:	60fb      	str	r3, [r7, #12]
 8007960:	e01c      	b.n	800799c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	685c      	ldr	r4, [r3, #4]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800796e:	b29e      	uxth	r6, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007976:	4618      	mov	r0, r3
 8007978:	f7ff ffaa 	bl	80078d0 <makeFreeRtosPriority>
 800797c:	4602      	mov	r2, r0
 800797e:	f107 030c 	add.w	r3, r7, #12
 8007982:	9301      	str	r3, [sp, #4]
 8007984:	9200      	str	r2, [sp, #0]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	4632      	mov	r2, r6
 800798a:	4629      	mov	r1, r5
 800798c:	4620      	mov	r0, r4
 800798e:	f000 f92f 	bl	8007bf0 <xTaskCreate>
 8007992:	4603      	mov	r3, r0
 8007994:	2b01      	cmp	r3, #1
 8007996:	d001      	beq.n	800799c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007998:	2300      	movs	r3, #0
 800799a:	e000      	b.n	800799e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800799c:	68fb      	ldr	r3, [r7, #12]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080079a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80079a6:	b580      	push	{r7, lr}
 80079a8:	b084      	sub	sp, #16
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d001      	beq.n	80079bc <osDelay+0x16>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	e000      	b.n	80079be <osDelay+0x18>
 80079bc:	2301      	movs	r3, #1
 80079be:	4618      	mov	r0, r3
 80079c0:	f000 fa4c 	bl	8007e5c <vTaskDelay>
  
  return osOK;
 80079c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3710      	adds	r7, #16
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}

080079ce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80079ce:	b480      	push	{r7}
 80079d0:	b083      	sub	sp, #12
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f103 0208 	add.w	r2, r3, #8
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f04f 32ff 	mov.w	r2, #4294967295
 80079e6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f103 0208 	add.w	r2, r3, #8
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f103 0208 	add.w	r2, r3, #8
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a02:	bf00      	nop
 8007a04:	370c      	adds	r7, #12
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b083      	sub	sp, #12
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	689a      	ldr	r2, [r3, #8]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	1c5a      	adds	r2, r3, #1
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	601a      	str	r2, [r3, #0]
}
 8007a64:	bf00      	nop
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a70:	b480      	push	{r7}
 8007a72:	b085      	sub	sp, #20
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a86:	d103      	bne.n	8007a90 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	60fb      	str	r3, [r7, #12]
 8007a8e:	e00c      	b.n	8007aaa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	3308      	adds	r3, #8
 8007a94:	60fb      	str	r3, [r7, #12]
 8007a96:	e002      	b.n	8007a9e <vListInsert+0x2e>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	60fb      	str	r3, [r7, #12]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d2f6      	bcs.n	8007a98 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	685a      	ldr	r2, [r3, #4]
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	68fa      	ldr	r2, [r7, #12]
 8007abe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	683a      	ldr	r2, [r7, #0]
 8007ac4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	1c5a      	adds	r2, r3, #1
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	601a      	str	r2, [r3, #0]
}
 8007ad6:	bf00      	nop
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b085      	sub	sp, #20
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	6892      	ldr	r2, [r2, #8]
 8007af8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	6852      	ldr	r2, [r2, #4]
 8007b02:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d103      	bne.n	8007b16 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	689a      	ldr	r2, [r3, #8]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	1e5a      	subs	r2, r3, #1
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3714      	adds	r7, #20
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b08e      	sub	sp, #56	; 0x38
 8007b3a:	af04      	add	r7, sp, #16
 8007b3c:	60f8      	str	r0, [r7, #12]
 8007b3e:	60b9      	str	r1, [r7, #8]
 8007b40:	607a      	str	r2, [r7, #4]
 8007b42:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007b5c:	bf00      	nop
 8007b5e:	e7fe      	b.n	8007b5e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d10a      	bne.n	8007b7c <xTaskCreateStatic+0x46>
	__asm volatile
 8007b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
 8007b76:	61fb      	str	r3, [r7, #28]
}
 8007b78:	bf00      	nop
 8007b7a:	e7fe      	b.n	8007b7a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b7c:	2354      	movs	r3, #84	; 0x54
 8007b7e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	2b54      	cmp	r3, #84	; 0x54
 8007b84:	d00a      	beq.n	8007b9c <xTaskCreateStatic+0x66>
	__asm volatile
 8007b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8a:	f383 8811 	msr	BASEPRI, r3
 8007b8e:	f3bf 8f6f 	isb	sy
 8007b92:	f3bf 8f4f 	dsb	sy
 8007b96:	61bb      	str	r3, [r7, #24]
}
 8007b98:	bf00      	nop
 8007b9a:	e7fe      	b.n	8007b9a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007b9c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d01e      	beq.n	8007be2 <xTaskCreateStatic+0xac>
 8007ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d01b      	beq.n	8007be2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bac:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bb2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb6:	2202      	movs	r2, #2
 8007bb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	9303      	str	r3, [sp, #12]
 8007bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc2:	9302      	str	r3, [sp, #8]
 8007bc4:	f107 0314 	add.w	r3, r7, #20
 8007bc8:	9301      	str	r3, [sp, #4]
 8007bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	68b9      	ldr	r1, [r7, #8]
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 f850 	bl	8007c7a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bdc:	f000 f8d4 	bl	8007d88 <prvAddNewTaskToReadyList>
 8007be0:	e001      	b.n	8007be6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007be2:	2300      	movs	r3, #0
 8007be4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007be6:	697b      	ldr	r3, [r7, #20]
	}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3728      	adds	r7, #40	; 0x28
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b08c      	sub	sp, #48	; 0x30
 8007bf4:	af04      	add	r7, sp, #16
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	603b      	str	r3, [r7, #0]
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c00:	88fb      	ldrh	r3, [r7, #6]
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	4618      	mov	r0, r3
 8007c06:	f000 fec7 	bl	8008998 <pvPortMalloc>
 8007c0a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d00e      	beq.n	8007c30 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c12:	2054      	movs	r0, #84	; 0x54
 8007c14:	f000 fec0 	bl	8008998 <pvPortMalloc>
 8007c18:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d003      	beq.n	8007c28 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	631a      	str	r2, [r3, #48]	; 0x30
 8007c26:	e005      	b.n	8007c34 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c28:	6978      	ldr	r0, [r7, #20]
 8007c2a:	f000 ff81 	bl	8008b30 <vPortFree>
 8007c2e:	e001      	b.n	8007c34 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c30:	2300      	movs	r3, #0
 8007c32:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d017      	beq.n	8007c6a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c42:	88fa      	ldrh	r2, [r7, #6]
 8007c44:	2300      	movs	r3, #0
 8007c46:	9303      	str	r3, [sp, #12]
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	9302      	str	r3, [sp, #8]
 8007c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4e:	9301      	str	r3, [sp, #4]
 8007c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	68b9      	ldr	r1, [r7, #8]
 8007c58:	68f8      	ldr	r0, [r7, #12]
 8007c5a:	f000 f80e 	bl	8007c7a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c5e:	69f8      	ldr	r0, [r7, #28]
 8007c60:	f000 f892 	bl	8007d88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c64:	2301      	movs	r3, #1
 8007c66:	61bb      	str	r3, [r7, #24]
 8007c68:	e002      	b.n	8007c70 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8007c6e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c70:	69bb      	ldr	r3, [r7, #24]
	}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3720      	adds	r7, #32
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b088      	sub	sp, #32
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	60f8      	str	r0, [r7, #12]
 8007c82:	60b9      	str	r1, [r7, #8]
 8007c84:	607a      	str	r2, [r7, #4]
 8007c86:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007c92:	3b01      	subs	r3, #1
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	f023 0307 	bic.w	r3, r3, #7
 8007ca0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	f003 0307 	and.w	r3, r3, #7
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00a      	beq.n	8007cc2 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	617b      	str	r3, [r7, #20]
}
 8007cbe:	bf00      	nop
 8007cc0:	e7fe      	b.n	8007cc0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d01f      	beq.n	8007d08 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cc8:	2300      	movs	r3, #0
 8007cca:	61fb      	str	r3, [r7, #28]
 8007ccc:	e012      	b.n	8007cf4 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007cce:	68ba      	ldr	r2, [r7, #8]
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	7819      	ldrb	r1, [r3, #0]
 8007cd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cd8:	69fb      	ldr	r3, [r7, #28]
 8007cda:	4413      	add	r3, r2
 8007cdc:	3334      	adds	r3, #52	; 0x34
 8007cde:	460a      	mov	r2, r1
 8007ce0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ce2:	68ba      	ldr	r2, [r7, #8]
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d006      	beq.n	8007cfc <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	61fb      	str	r3, [r7, #28]
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	2b0f      	cmp	r3, #15
 8007cf8:	d9e9      	bls.n	8007cce <prvInitialiseNewTask+0x54>
 8007cfa:	e000      	b.n	8007cfe <prvInitialiseNewTask+0x84>
			{
				break;
 8007cfc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d06:	e003      	b.n	8007d10 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d12:	2b06      	cmp	r3, #6
 8007d14:	d901      	bls.n	8007d1a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d16:	2306      	movs	r3, #6
 8007d18:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d1e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d24:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d28:	2200      	movs	r2, #0
 8007d2a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d2e:	3304      	adds	r3, #4
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff fe6c 	bl	8007a0e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d38:	3318      	adds	r3, #24
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7ff fe67 	bl	8007a0e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d48:	f1c3 0207 	rsb	r2, r3, #7
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d54:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d58:	2200      	movs	r2, #0
 8007d5a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	68f9      	ldr	r1, [r7, #12]
 8007d68:	69b8      	ldr	r0, [r7, #24]
 8007d6a:	f000 fc05 	bl	8008578 <pxPortInitialiseStack>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d72:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d002      	beq.n	8007d80 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d7e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d80:	bf00      	nop
 8007d82:	3720      	adds	r7, #32
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d90:	f000 fd20 	bl	80087d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d94:	4b2a      	ldr	r3, [pc, #168]	; (8007e40 <prvAddNewTaskToReadyList+0xb8>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	4a29      	ldr	r2, [pc, #164]	; (8007e40 <prvAddNewTaskToReadyList+0xb8>)
 8007d9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d9e:	4b29      	ldr	r3, [pc, #164]	; (8007e44 <prvAddNewTaskToReadyList+0xbc>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d109      	bne.n	8007dba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007da6:	4a27      	ldr	r2, [pc, #156]	; (8007e44 <prvAddNewTaskToReadyList+0xbc>)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007dac:	4b24      	ldr	r3, [pc, #144]	; (8007e40 <prvAddNewTaskToReadyList+0xb8>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d110      	bne.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007db4:	f000 fabc 	bl	8008330 <prvInitialiseTaskLists>
 8007db8:	e00d      	b.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007dba:	4b23      	ldr	r3, [pc, #140]	; (8007e48 <prvAddNewTaskToReadyList+0xc0>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d109      	bne.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007dc2:	4b20      	ldr	r3, [pc, #128]	; (8007e44 <prvAddNewTaskToReadyList+0xbc>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d802      	bhi.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007dd0:	4a1c      	ldr	r2, [pc, #112]	; (8007e44 <prvAddNewTaskToReadyList+0xbc>)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007dd6:	4b1d      	ldr	r3, [pc, #116]	; (8007e4c <prvAddNewTaskToReadyList+0xc4>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	4a1b      	ldr	r2, [pc, #108]	; (8007e4c <prvAddNewTaskToReadyList+0xc4>)
 8007dde:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de4:	2201      	movs	r2, #1
 8007de6:	409a      	lsls	r2, r3
 8007de8:	4b19      	ldr	r3, [pc, #100]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4313      	orrs	r3, r2
 8007dee:	4a18      	ldr	r2, [pc, #96]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007df0:	6013      	str	r3, [r2, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007df6:	4613      	mov	r3, r2
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4413      	add	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	4a15      	ldr	r2, [pc, #84]	; (8007e54 <prvAddNewTaskToReadyList+0xcc>)
 8007e00:	441a      	add	r2, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	3304      	adds	r3, #4
 8007e06:	4619      	mov	r1, r3
 8007e08:	4610      	mov	r0, r2
 8007e0a:	f7ff fe0d 	bl	8007a28 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e0e:	f000 fd11 	bl	8008834 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e12:	4b0d      	ldr	r3, [pc, #52]	; (8007e48 <prvAddNewTaskToReadyList+0xc0>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00e      	beq.n	8007e38 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e1a:	4b0a      	ldr	r3, [pc, #40]	; (8007e44 <prvAddNewTaskToReadyList+0xbc>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d207      	bcs.n	8007e38 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e28:	4b0b      	ldr	r3, [pc, #44]	; (8007e58 <prvAddNewTaskToReadyList+0xd0>)
 8007e2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e2e:	601a      	str	r2, [r3, #0]
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e38:	bf00      	nop
 8007e3a:	3708      	adds	r7, #8
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	200012b8 	.word	0x200012b8
 8007e44:	200011b8 	.word	0x200011b8
 8007e48:	200012c4 	.word	0x200012c4
 8007e4c:	200012d4 	.word	0x200012d4
 8007e50:	200012c0 	.word	0x200012c0
 8007e54:	200011bc 	.word	0x200011bc
 8007e58:	e000ed04 	.word	0xe000ed04

08007e5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e64:	2300      	movs	r3, #0
 8007e66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d017      	beq.n	8007e9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e6e:	4b13      	ldr	r3, [pc, #76]	; (8007ebc <vTaskDelay+0x60>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00a      	beq.n	8007e8c <vTaskDelay+0x30>
	__asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	60bb      	str	r3, [r7, #8]
}
 8007e88:	bf00      	nop
 8007e8a:	e7fe      	b.n	8007e8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007e8c:	f000 f87a 	bl	8007f84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007e90:	2100      	movs	r1, #0
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fb0a 	bl	80084ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007e98:	f000 f882 	bl	8007fa0 <xTaskResumeAll>
 8007e9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d107      	bne.n	8007eb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007ea4:	4b06      	ldr	r3, [pc, #24]	; (8007ec0 <vTaskDelay+0x64>)
 8007ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eaa:	601a      	str	r2, [r3, #0]
 8007eac:	f3bf 8f4f 	dsb	sy
 8007eb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007eb4:	bf00      	nop
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	200012e0 	.word	0x200012e0
 8007ec0:	e000ed04 	.word	0xe000ed04

08007ec4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b08a      	sub	sp, #40	; 0x28
 8007ec8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ed2:	463a      	mov	r2, r7
 8007ed4:	1d39      	adds	r1, r7, #4
 8007ed6:	f107 0308 	add.w	r3, r7, #8
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7f9 fb42 	bl	8001564 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ee0:	6839      	ldr	r1, [r7, #0]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	68ba      	ldr	r2, [r7, #8]
 8007ee6:	9202      	str	r2, [sp, #8]
 8007ee8:	9301      	str	r3, [sp, #4]
 8007eea:	2300      	movs	r3, #0
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	2300      	movs	r3, #0
 8007ef0:	460a      	mov	r2, r1
 8007ef2:	491e      	ldr	r1, [pc, #120]	; (8007f6c <vTaskStartScheduler+0xa8>)
 8007ef4:	481e      	ldr	r0, [pc, #120]	; (8007f70 <vTaskStartScheduler+0xac>)
 8007ef6:	f7ff fe1e 	bl	8007b36 <xTaskCreateStatic>
 8007efa:	4603      	mov	r3, r0
 8007efc:	4a1d      	ldr	r2, [pc, #116]	; (8007f74 <vTaskStartScheduler+0xb0>)
 8007efe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f00:	4b1c      	ldr	r3, [pc, #112]	; (8007f74 <vTaskStartScheduler+0xb0>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d002      	beq.n	8007f0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	617b      	str	r3, [r7, #20]
 8007f0c:	e001      	b.n	8007f12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d116      	bne.n	8007f46 <vTaskStartScheduler+0x82>
	__asm volatile
 8007f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f1c:	f383 8811 	msr	BASEPRI, r3
 8007f20:	f3bf 8f6f 	isb	sy
 8007f24:	f3bf 8f4f 	dsb	sy
 8007f28:	613b      	str	r3, [r7, #16]
}
 8007f2a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f2c:	4b12      	ldr	r3, [pc, #72]	; (8007f78 <vTaskStartScheduler+0xb4>)
 8007f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f32:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f34:	4b11      	ldr	r3, [pc, #68]	; (8007f7c <vTaskStartScheduler+0xb8>)
 8007f36:	2201      	movs	r2, #1
 8007f38:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f3a:	4b11      	ldr	r3, [pc, #68]	; (8007f80 <vTaskStartScheduler+0xbc>)
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f40:	f000 fba6 	bl	8008690 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f44:	e00e      	b.n	8007f64 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4c:	d10a      	bne.n	8007f64 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	60fb      	str	r3, [r7, #12]
}
 8007f60:	bf00      	nop
 8007f62:	e7fe      	b.n	8007f62 <vTaskStartScheduler+0x9e>
}
 8007f64:	bf00      	nop
 8007f66:	3718      	adds	r7, #24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	0800dae4 	.word	0x0800dae4
 8007f70:	08008301 	.word	0x08008301
 8007f74:	200012dc 	.word	0x200012dc
 8007f78:	200012d8 	.word	0x200012d8
 8007f7c:	200012c4 	.word	0x200012c4
 8007f80:	200012bc 	.word	0x200012bc

08007f84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f84:	b480      	push	{r7}
 8007f86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007f88:	4b04      	ldr	r3, [pc, #16]	; (8007f9c <vTaskSuspendAll+0x18>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	4a03      	ldr	r2, [pc, #12]	; (8007f9c <vTaskSuspendAll+0x18>)
 8007f90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007f92:	bf00      	nop
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	200012e0 	.word	0x200012e0

08007fa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007faa:	2300      	movs	r3, #0
 8007fac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007fae:	4b41      	ldr	r3, [pc, #260]	; (80080b4 <xTaskResumeAll+0x114>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d10a      	bne.n	8007fcc <xTaskResumeAll+0x2c>
	__asm volatile
 8007fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fba:	f383 8811 	msr	BASEPRI, r3
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	f3bf 8f4f 	dsb	sy
 8007fc6:	603b      	str	r3, [r7, #0]
}
 8007fc8:	bf00      	nop
 8007fca:	e7fe      	b.n	8007fca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007fcc:	f000 fc02 	bl	80087d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007fd0:	4b38      	ldr	r3, [pc, #224]	; (80080b4 <xTaskResumeAll+0x114>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	4a37      	ldr	r2, [pc, #220]	; (80080b4 <xTaskResumeAll+0x114>)
 8007fd8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fda:	4b36      	ldr	r3, [pc, #216]	; (80080b4 <xTaskResumeAll+0x114>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d161      	bne.n	80080a6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007fe2:	4b35      	ldr	r3, [pc, #212]	; (80080b8 <xTaskResumeAll+0x118>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d05d      	beq.n	80080a6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fea:	e02e      	b.n	800804a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fec:	4b33      	ldr	r3, [pc, #204]	; (80080bc <xTaskResumeAll+0x11c>)
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	3318      	adds	r3, #24
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7ff fd72 	bl	8007ae2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	3304      	adds	r3, #4
 8008002:	4618      	mov	r0, r3
 8008004:	f7ff fd6d 	bl	8007ae2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800c:	2201      	movs	r2, #1
 800800e:	409a      	lsls	r2, r3
 8008010:	4b2b      	ldr	r3, [pc, #172]	; (80080c0 <xTaskResumeAll+0x120>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4313      	orrs	r3, r2
 8008016:	4a2a      	ldr	r2, [pc, #168]	; (80080c0 <xTaskResumeAll+0x120>)
 8008018:	6013      	str	r3, [r2, #0]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800801e:	4613      	mov	r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4413      	add	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4a27      	ldr	r2, [pc, #156]	; (80080c4 <xTaskResumeAll+0x124>)
 8008028:	441a      	add	r2, r3
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3304      	adds	r3, #4
 800802e:	4619      	mov	r1, r3
 8008030:	4610      	mov	r0, r2
 8008032:	f7ff fcf9 	bl	8007a28 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800803a:	4b23      	ldr	r3, [pc, #140]	; (80080c8 <xTaskResumeAll+0x128>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008040:	429a      	cmp	r2, r3
 8008042:	d302      	bcc.n	800804a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008044:	4b21      	ldr	r3, [pc, #132]	; (80080cc <xTaskResumeAll+0x12c>)
 8008046:	2201      	movs	r2, #1
 8008048:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800804a:	4b1c      	ldr	r3, [pc, #112]	; (80080bc <xTaskResumeAll+0x11c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1cc      	bne.n	8007fec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d001      	beq.n	800805c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008058:	f000 fa08 	bl	800846c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800805c:	4b1c      	ldr	r3, [pc, #112]	; (80080d0 <xTaskResumeAll+0x130>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d010      	beq.n	800808a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008068:	f000 f836 	bl	80080d8 <xTaskIncrementTick>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d002      	beq.n	8008078 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008072:	4b16      	ldr	r3, [pc, #88]	; (80080cc <xTaskResumeAll+0x12c>)
 8008074:	2201      	movs	r2, #1
 8008076:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	3b01      	subs	r3, #1
 800807c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1f1      	bne.n	8008068 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008084:	4b12      	ldr	r3, [pc, #72]	; (80080d0 <xTaskResumeAll+0x130>)
 8008086:	2200      	movs	r2, #0
 8008088:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800808a:	4b10      	ldr	r3, [pc, #64]	; (80080cc <xTaskResumeAll+0x12c>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d009      	beq.n	80080a6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008092:	2301      	movs	r3, #1
 8008094:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008096:	4b0f      	ldr	r3, [pc, #60]	; (80080d4 <xTaskResumeAll+0x134>)
 8008098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800809c:	601a      	str	r2, [r3, #0]
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80080a6:	f000 fbc5 	bl	8008834 <vPortExitCritical>

	return xAlreadyYielded;
 80080aa:	68bb      	ldr	r3, [r7, #8]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	200012e0 	.word	0x200012e0
 80080b8:	200012b8 	.word	0x200012b8
 80080bc:	20001278 	.word	0x20001278
 80080c0:	200012c0 	.word	0x200012c0
 80080c4:	200011bc 	.word	0x200011bc
 80080c8:	200011b8 	.word	0x200011b8
 80080cc:	200012cc 	.word	0x200012cc
 80080d0:	200012c8 	.word	0x200012c8
 80080d4:	e000ed04 	.word	0xe000ed04

080080d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80080de:	2300      	movs	r3, #0
 80080e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080e2:	4b4e      	ldr	r3, [pc, #312]	; (800821c <xTaskIncrementTick+0x144>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f040 808e 	bne.w	8008208 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80080ec:	4b4c      	ldr	r3, [pc, #304]	; (8008220 <xTaskIncrementTick+0x148>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3301      	adds	r3, #1
 80080f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80080f4:	4a4a      	ldr	r2, [pc, #296]	; (8008220 <xTaskIncrementTick+0x148>)
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d120      	bne.n	8008142 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008100:	4b48      	ldr	r3, [pc, #288]	; (8008224 <xTaskIncrementTick+0x14c>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00a      	beq.n	8008120 <xTaskIncrementTick+0x48>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	603b      	str	r3, [r7, #0]
}
 800811c:	bf00      	nop
 800811e:	e7fe      	b.n	800811e <xTaskIncrementTick+0x46>
 8008120:	4b40      	ldr	r3, [pc, #256]	; (8008224 <xTaskIncrementTick+0x14c>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	60fb      	str	r3, [r7, #12]
 8008126:	4b40      	ldr	r3, [pc, #256]	; (8008228 <xTaskIncrementTick+0x150>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a3e      	ldr	r2, [pc, #248]	; (8008224 <xTaskIncrementTick+0x14c>)
 800812c:	6013      	str	r3, [r2, #0]
 800812e:	4a3e      	ldr	r2, [pc, #248]	; (8008228 <xTaskIncrementTick+0x150>)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	4b3d      	ldr	r3, [pc, #244]	; (800822c <xTaskIncrementTick+0x154>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3301      	adds	r3, #1
 800813a:	4a3c      	ldr	r2, [pc, #240]	; (800822c <xTaskIncrementTick+0x154>)
 800813c:	6013      	str	r3, [r2, #0]
 800813e:	f000 f995 	bl	800846c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008142:	4b3b      	ldr	r3, [pc, #236]	; (8008230 <xTaskIncrementTick+0x158>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	693a      	ldr	r2, [r7, #16]
 8008148:	429a      	cmp	r2, r3
 800814a:	d348      	bcc.n	80081de <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800814c:	4b35      	ldr	r3, [pc, #212]	; (8008224 <xTaskIncrementTick+0x14c>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d104      	bne.n	8008160 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008156:	4b36      	ldr	r3, [pc, #216]	; (8008230 <xTaskIncrementTick+0x158>)
 8008158:	f04f 32ff 	mov.w	r2, #4294967295
 800815c:	601a      	str	r2, [r3, #0]
					break;
 800815e:	e03e      	b.n	80081de <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008160:	4b30      	ldr	r3, [pc, #192]	; (8008224 <xTaskIncrementTick+0x14c>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	429a      	cmp	r2, r3
 8008176:	d203      	bcs.n	8008180 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008178:	4a2d      	ldr	r2, [pc, #180]	; (8008230 <xTaskIncrementTick+0x158>)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800817e:	e02e      	b.n	80081de <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	3304      	adds	r3, #4
 8008184:	4618      	mov	r0, r3
 8008186:	f7ff fcac 	bl	8007ae2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800818e:	2b00      	cmp	r3, #0
 8008190:	d004      	beq.n	800819c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	3318      	adds	r3, #24
 8008196:	4618      	mov	r0, r3
 8008198:	f7ff fca3 	bl	8007ae2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a0:	2201      	movs	r2, #1
 80081a2:	409a      	lsls	r2, r3
 80081a4:	4b23      	ldr	r3, [pc, #140]	; (8008234 <xTaskIncrementTick+0x15c>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	4a22      	ldr	r2, [pc, #136]	; (8008234 <xTaskIncrementTick+0x15c>)
 80081ac:	6013      	str	r3, [r2, #0]
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081b2:	4613      	mov	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	4413      	add	r3, r2
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	4a1f      	ldr	r2, [pc, #124]	; (8008238 <xTaskIncrementTick+0x160>)
 80081bc:	441a      	add	r2, r3
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	3304      	adds	r3, #4
 80081c2:	4619      	mov	r1, r3
 80081c4:	4610      	mov	r0, r2
 80081c6:	f7ff fc2f 	bl	8007a28 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ce:	4b1b      	ldr	r3, [pc, #108]	; (800823c <xTaskIncrementTick+0x164>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d3b9      	bcc.n	800814c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80081d8:	2301      	movs	r3, #1
 80081da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081dc:	e7b6      	b.n	800814c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081de:	4b17      	ldr	r3, [pc, #92]	; (800823c <xTaskIncrementTick+0x164>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e4:	4914      	ldr	r1, [pc, #80]	; (8008238 <xTaskIncrementTick+0x160>)
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d901      	bls.n	80081fa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80081f6:	2301      	movs	r3, #1
 80081f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80081fa:	4b11      	ldr	r3, [pc, #68]	; (8008240 <xTaskIncrementTick+0x168>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d007      	beq.n	8008212 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8008202:	2301      	movs	r3, #1
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	e004      	b.n	8008212 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008208:	4b0e      	ldr	r3, [pc, #56]	; (8008244 <xTaskIncrementTick+0x16c>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3301      	adds	r3, #1
 800820e:	4a0d      	ldr	r2, [pc, #52]	; (8008244 <xTaskIncrementTick+0x16c>)
 8008210:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008212:	697b      	ldr	r3, [r7, #20]
}
 8008214:	4618      	mov	r0, r3
 8008216:	3718      	adds	r7, #24
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}
 800821c:	200012e0 	.word	0x200012e0
 8008220:	200012bc 	.word	0x200012bc
 8008224:	20001270 	.word	0x20001270
 8008228:	20001274 	.word	0x20001274
 800822c:	200012d0 	.word	0x200012d0
 8008230:	200012d8 	.word	0x200012d8
 8008234:	200012c0 	.word	0x200012c0
 8008238:	200011bc 	.word	0x200011bc
 800823c:	200011b8 	.word	0x200011b8
 8008240:	200012cc 	.word	0x200012cc
 8008244:	200012c8 	.word	0x200012c8

08008248 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008248:	b480      	push	{r7}
 800824a:	b087      	sub	sp, #28
 800824c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800824e:	4b27      	ldr	r3, [pc, #156]	; (80082ec <vTaskSwitchContext+0xa4>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d003      	beq.n	800825e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008256:	4b26      	ldr	r3, [pc, #152]	; (80082f0 <vTaskSwitchContext+0xa8>)
 8008258:	2201      	movs	r2, #1
 800825a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800825c:	e03f      	b.n	80082de <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800825e:	4b24      	ldr	r3, [pc, #144]	; (80082f0 <vTaskSwitchContext+0xa8>)
 8008260:	2200      	movs	r2, #0
 8008262:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008264:	4b23      	ldr	r3, [pc, #140]	; (80082f4 <vTaskSwitchContext+0xac>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	fab3 f383 	clz	r3, r3
 8008270:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008272:	7afb      	ldrb	r3, [r7, #11]
 8008274:	f1c3 031f 	rsb	r3, r3, #31
 8008278:	617b      	str	r3, [r7, #20]
 800827a:	491f      	ldr	r1, [pc, #124]	; (80082f8 <vTaskSwitchContext+0xb0>)
 800827c:	697a      	ldr	r2, [r7, #20]
 800827e:	4613      	mov	r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	440b      	add	r3, r1
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10a      	bne.n	80082a4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800828e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008292:	f383 8811 	msr	BASEPRI, r3
 8008296:	f3bf 8f6f 	isb	sy
 800829a:	f3bf 8f4f 	dsb	sy
 800829e:	607b      	str	r3, [r7, #4]
}
 80082a0:	bf00      	nop
 80082a2:	e7fe      	b.n	80082a2 <vTaskSwitchContext+0x5a>
 80082a4:	697a      	ldr	r2, [r7, #20]
 80082a6:	4613      	mov	r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	4413      	add	r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4a12      	ldr	r2, [pc, #72]	; (80082f8 <vTaskSwitchContext+0xb0>)
 80082b0:	4413      	add	r3, r2
 80082b2:	613b      	str	r3, [r7, #16]
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	685a      	ldr	r2, [r3, #4]
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	605a      	str	r2, [r3, #4]
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	3308      	adds	r3, #8
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d104      	bne.n	80082d4 <vTaskSwitchContext+0x8c>
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	685a      	ldr	r2, [r3, #4]
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	605a      	str	r2, [r3, #4]
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	4a08      	ldr	r2, [pc, #32]	; (80082fc <vTaskSwitchContext+0xb4>)
 80082dc:	6013      	str	r3, [r2, #0]
}
 80082de:	bf00      	nop
 80082e0:	371c      	adds	r7, #28
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	200012e0 	.word	0x200012e0
 80082f0:	200012cc 	.word	0x200012cc
 80082f4:	200012c0 	.word	0x200012c0
 80082f8:	200011bc 	.word	0x200011bc
 80082fc:	200011b8 	.word	0x200011b8

08008300 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008308:	f000 f852 	bl	80083b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800830c:	4b06      	ldr	r3, [pc, #24]	; (8008328 <prvIdleTask+0x28>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2b01      	cmp	r3, #1
 8008312:	d9f9      	bls.n	8008308 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008314:	4b05      	ldr	r3, [pc, #20]	; (800832c <prvIdleTask+0x2c>)
 8008316:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800831a:	601a      	str	r2, [r3, #0]
 800831c:	f3bf 8f4f 	dsb	sy
 8008320:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008324:	e7f0      	b.n	8008308 <prvIdleTask+0x8>
 8008326:	bf00      	nop
 8008328:	200011bc 	.word	0x200011bc
 800832c:	e000ed04 	.word	0xe000ed04

08008330 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008336:	2300      	movs	r3, #0
 8008338:	607b      	str	r3, [r7, #4]
 800833a:	e00c      	b.n	8008356 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	4613      	mov	r3, r2
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	4a12      	ldr	r2, [pc, #72]	; (8008390 <prvInitialiseTaskLists+0x60>)
 8008348:	4413      	add	r3, r2
 800834a:	4618      	mov	r0, r3
 800834c:	f7ff fb3f 	bl	80079ce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	3301      	adds	r3, #1
 8008354:	607b      	str	r3, [r7, #4]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2b06      	cmp	r3, #6
 800835a:	d9ef      	bls.n	800833c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800835c:	480d      	ldr	r0, [pc, #52]	; (8008394 <prvInitialiseTaskLists+0x64>)
 800835e:	f7ff fb36 	bl	80079ce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008362:	480d      	ldr	r0, [pc, #52]	; (8008398 <prvInitialiseTaskLists+0x68>)
 8008364:	f7ff fb33 	bl	80079ce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008368:	480c      	ldr	r0, [pc, #48]	; (800839c <prvInitialiseTaskLists+0x6c>)
 800836a:	f7ff fb30 	bl	80079ce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800836e:	480c      	ldr	r0, [pc, #48]	; (80083a0 <prvInitialiseTaskLists+0x70>)
 8008370:	f7ff fb2d 	bl	80079ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008374:	480b      	ldr	r0, [pc, #44]	; (80083a4 <prvInitialiseTaskLists+0x74>)
 8008376:	f7ff fb2a 	bl	80079ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800837a:	4b0b      	ldr	r3, [pc, #44]	; (80083a8 <prvInitialiseTaskLists+0x78>)
 800837c:	4a05      	ldr	r2, [pc, #20]	; (8008394 <prvInitialiseTaskLists+0x64>)
 800837e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008380:	4b0a      	ldr	r3, [pc, #40]	; (80083ac <prvInitialiseTaskLists+0x7c>)
 8008382:	4a05      	ldr	r2, [pc, #20]	; (8008398 <prvInitialiseTaskLists+0x68>)
 8008384:	601a      	str	r2, [r3, #0]
}
 8008386:	bf00      	nop
 8008388:	3708      	adds	r7, #8
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	200011bc 	.word	0x200011bc
 8008394:	20001248 	.word	0x20001248
 8008398:	2000125c 	.word	0x2000125c
 800839c:	20001278 	.word	0x20001278
 80083a0:	2000128c 	.word	0x2000128c
 80083a4:	200012a4 	.word	0x200012a4
 80083a8:	20001270 	.word	0x20001270
 80083ac:	20001274 	.word	0x20001274

080083b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083b6:	e019      	b.n	80083ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80083b8:	f000 fa0c 	bl	80087d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083bc:	4b10      	ldr	r3, [pc, #64]	; (8008400 <prvCheckTasksWaitingTermination+0x50>)
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	3304      	adds	r3, #4
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7ff fb8a 	bl	8007ae2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80083ce:	4b0d      	ldr	r3, [pc, #52]	; (8008404 <prvCheckTasksWaitingTermination+0x54>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	4a0b      	ldr	r2, [pc, #44]	; (8008404 <prvCheckTasksWaitingTermination+0x54>)
 80083d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083d8:	4b0b      	ldr	r3, [pc, #44]	; (8008408 <prvCheckTasksWaitingTermination+0x58>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	3b01      	subs	r3, #1
 80083de:	4a0a      	ldr	r2, [pc, #40]	; (8008408 <prvCheckTasksWaitingTermination+0x58>)
 80083e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083e2:	f000 fa27 	bl	8008834 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 f810 	bl	800840c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083ec:	4b06      	ldr	r3, [pc, #24]	; (8008408 <prvCheckTasksWaitingTermination+0x58>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1e1      	bne.n	80083b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80083f4:	bf00      	nop
 80083f6:	bf00      	nop
 80083f8:	3708      	adds	r7, #8
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	2000128c 	.word	0x2000128c
 8008404:	200012b8 	.word	0x200012b8
 8008408:	200012a0 	.word	0x200012a0

0800840c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800841a:	2b00      	cmp	r3, #0
 800841c:	d108      	bne.n	8008430 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008422:	4618      	mov	r0, r3
 8008424:	f000 fb84 	bl	8008b30 <vPortFree>
				vPortFree( pxTCB );
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f000 fb81 	bl	8008b30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800842e:	e018      	b.n	8008462 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008436:	2b01      	cmp	r3, #1
 8008438:	d103      	bne.n	8008442 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fb78 	bl	8008b30 <vPortFree>
	}
 8008440:	e00f      	b.n	8008462 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008448:	2b02      	cmp	r3, #2
 800844a:	d00a      	beq.n	8008462 <prvDeleteTCB+0x56>
	__asm volatile
 800844c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008450:	f383 8811 	msr	BASEPRI, r3
 8008454:	f3bf 8f6f 	isb	sy
 8008458:	f3bf 8f4f 	dsb	sy
 800845c:	60fb      	str	r3, [r7, #12]
}
 800845e:	bf00      	nop
 8008460:	e7fe      	b.n	8008460 <prvDeleteTCB+0x54>
	}
 8008462:	bf00      	nop
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
	...

0800846c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008472:	4b0c      	ldr	r3, [pc, #48]	; (80084a4 <prvResetNextTaskUnblockTime+0x38>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d104      	bne.n	8008486 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800847c:	4b0a      	ldr	r3, [pc, #40]	; (80084a8 <prvResetNextTaskUnblockTime+0x3c>)
 800847e:	f04f 32ff 	mov.w	r2, #4294967295
 8008482:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008484:	e008      	b.n	8008498 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008486:	4b07      	ldr	r3, [pc, #28]	; (80084a4 <prvResetNextTaskUnblockTime+0x38>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	4a04      	ldr	r2, [pc, #16]	; (80084a8 <prvResetNextTaskUnblockTime+0x3c>)
 8008496:	6013      	str	r3, [r2, #0]
}
 8008498:	bf00      	nop
 800849a:	370c      	adds	r7, #12
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr
 80084a4:	20001270 	.word	0x20001270
 80084a8:	200012d8 	.word	0x200012d8

080084ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80084b6:	4b29      	ldr	r3, [pc, #164]	; (800855c <prvAddCurrentTaskToDelayedList+0xb0>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084bc:	4b28      	ldr	r3, [pc, #160]	; (8008560 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3304      	adds	r3, #4
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7ff fb0d 	bl	8007ae2 <uxListRemove>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10b      	bne.n	80084e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80084ce:	4b24      	ldr	r3, [pc, #144]	; (8008560 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d4:	2201      	movs	r2, #1
 80084d6:	fa02 f303 	lsl.w	r3, r2, r3
 80084da:	43da      	mvns	r2, r3
 80084dc:	4b21      	ldr	r3, [pc, #132]	; (8008564 <prvAddCurrentTaskToDelayedList+0xb8>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4013      	ands	r3, r2
 80084e2:	4a20      	ldr	r2, [pc, #128]	; (8008564 <prvAddCurrentTaskToDelayedList+0xb8>)
 80084e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ec:	d10a      	bne.n	8008504 <prvAddCurrentTaskToDelayedList+0x58>
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d007      	beq.n	8008504 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084f4:	4b1a      	ldr	r3, [pc, #104]	; (8008560 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	3304      	adds	r3, #4
 80084fa:	4619      	mov	r1, r3
 80084fc:	481a      	ldr	r0, [pc, #104]	; (8008568 <prvAddCurrentTaskToDelayedList+0xbc>)
 80084fe:	f7ff fa93 	bl	8007a28 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008502:	e026      	b.n	8008552 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008504:	68fa      	ldr	r2, [r7, #12]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	4413      	add	r3, r2
 800850a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800850c:	4b14      	ldr	r3, [pc, #80]	; (8008560 <prvAddCurrentTaskToDelayedList+0xb4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	429a      	cmp	r2, r3
 800851a:	d209      	bcs.n	8008530 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800851c:	4b13      	ldr	r3, [pc, #76]	; (800856c <prvAddCurrentTaskToDelayedList+0xc0>)
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	4b0f      	ldr	r3, [pc, #60]	; (8008560 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	3304      	adds	r3, #4
 8008526:	4619      	mov	r1, r3
 8008528:	4610      	mov	r0, r2
 800852a:	f7ff faa1 	bl	8007a70 <vListInsert>
}
 800852e:	e010      	b.n	8008552 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008530:	4b0f      	ldr	r3, [pc, #60]	; (8008570 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	4b0a      	ldr	r3, [pc, #40]	; (8008560 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	3304      	adds	r3, #4
 800853a:	4619      	mov	r1, r3
 800853c:	4610      	mov	r0, r2
 800853e:	f7ff fa97 	bl	8007a70 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008542:	4b0c      	ldr	r3, [pc, #48]	; (8008574 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	68ba      	ldr	r2, [r7, #8]
 8008548:	429a      	cmp	r2, r3
 800854a:	d202      	bcs.n	8008552 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800854c:	4a09      	ldr	r2, [pc, #36]	; (8008574 <prvAddCurrentTaskToDelayedList+0xc8>)
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	6013      	str	r3, [r2, #0]
}
 8008552:	bf00      	nop
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	200012bc 	.word	0x200012bc
 8008560:	200011b8 	.word	0x200011b8
 8008564:	200012c0 	.word	0x200012c0
 8008568:	200012a4 	.word	0x200012a4
 800856c:	20001274 	.word	0x20001274
 8008570:	20001270 	.word	0x20001270
 8008574:	200012d8 	.word	0x200012d8

08008578 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	3b04      	subs	r3, #4
 8008588:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008590:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	3b04      	subs	r3, #4
 8008596:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f023 0201 	bic.w	r2, r3, #1
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	3b04      	subs	r3, #4
 80085a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80085a8:	4a0c      	ldr	r2, [pc, #48]	; (80085dc <pxPortInitialiseStack+0x64>)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	3b14      	subs	r3, #20
 80085b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3b04      	subs	r3, #4
 80085be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f06f 0202 	mvn.w	r2, #2
 80085c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	3b20      	subs	r3, #32
 80085cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80085ce:	68fb      	ldr	r3, [r7, #12]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr
 80085dc:	080085e1 	.word	0x080085e1

080085e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80085e0:	b480      	push	{r7}
 80085e2:	b085      	sub	sp, #20
 80085e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80085e6:	2300      	movs	r3, #0
 80085e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80085ea:	4b12      	ldr	r3, [pc, #72]	; (8008634 <prvTaskExitError+0x54>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085f2:	d00a      	beq.n	800860a <prvTaskExitError+0x2a>
	__asm volatile
 80085f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f8:	f383 8811 	msr	BASEPRI, r3
 80085fc:	f3bf 8f6f 	isb	sy
 8008600:	f3bf 8f4f 	dsb	sy
 8008604:	60fb      	str	r3, [r7, #12]
}
 8008606:	bf00      	nop
 8008608:	e7fe      	b.n	8008608 <prvTaskExitError+0x28>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	60bb      	str	r3, [r7, #8]
}
 800861c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800861e:	bf00      	nop
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0fc      	beq.n	8008620 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008626:	bf00      	nop
 8008628:	bf00      	nop
 800862a:	3714      	adds	r7, #20
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	20000664 	.word	0x20000664
	...

08008640 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008640:	4b07      	ldr	r3, [pc, #28]	; (8008660 <pxCurrentTCBConst2>)
 8008642:	6819      	ldr	r1, [r3, #0]
 8008644:	6808      	ldr	r0, [r1, #0]
 8008646:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800864a:	f380 8809 	msr	PSP, r0
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f04f 0000 	mov.w	r0, #0
 8008656:	f380 8811 	msr	BASEPRI, r0
 800865a:	4770      	bx	lr
 800865c:	f3af 8000 	nop.w

08008660 <pxCurrentTCBConst2>:
 8008660:	200011b8 	.word	0x200011b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008664:	bf00      	nop
 8008666:	bf00      	nop

08008668 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008668:	4808      	ldr	r0, [pc, #32]	; (800868c <prvPortStartFirstTask+0x24>)
 800866a:	6800      	ldr	r0, [r0, #0]
 800866c:	6800      	ldr	r0, [r0, #0]
 800866e:	f380 8808 	msr	MSP, r0
 8008672:	f04f 0000 	mov.w	r0, #0
 8008676:	f380 8814 	msr	CONTROL, r0
 800867a:	b662      	cpsie	i
 800867c:	b661      	cpsie	f
 800867e:	f3bf 8f4f 	dsb	sy
 8008682:	f3bf 8f6f 	isb	sy
 8008686:	df00      	svc	0
 8008688:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800868a:	bf00      	nop
 800868c:	e000ed08 	.word	0xe000ed08

08008690 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b086      	sub	sp, #24
 8008694:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008696:	4b46      	ldr	r3, [pc, #280]	; (80087b0 <xPortStartScheduler+0x120>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a46      	ldr	r2, [pc, #280]	; (80087b4 <xPortStartScheduler+0x124>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d10a      	bne.n	80086b6 <xPortStartScheduler+0x26>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	613b      	str	r3, [r7, #16]
}
 80086b2:	bf00      	nop
 80086b4:	e7fe      	b.n	80086b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80086b6:	4b3e      	ldr	r3, [pc, #248]	; (80087b0 <xPortStartScheduler+0x120>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a3f      	ldr	r2, [pc, #252]	; (80087b8 <xPortStartScheduler+0x128>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d10a      	bne.n	80086d6 <xPortStartScheduler+0x46>
	__asm volatile
 80086c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c4:	f383 8811 	msr	BASEPRI, r3
 80086c8:	f3bf 8f6f 	isb	sy
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	60fb      	str	r3, [r7, #12]
}
 80086d2:	bf00      	nop
 80086d4:	e7fe      	b.n	80086d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80086d6:	4b39      	ldr	r3, [pc, #228]	; (80087bc <xPortStartScheduler+0x12c>)
 80086d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	22ff      	movs	r2, #255	; 0xff
 80086e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80086f0:	78fb      	ldrb	r3, [r7, #3]
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80086f8:	b2da      	uxtb	r2, r3
 80086fa:	4b31      	ldr	r3, [pc, #196]	; (80087c0 <xPortStartScheduler+0x130>)
 80086fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80086fe:	4b31      	ldr	r3, [pc, #196]	; (80087c4 <xPortStartScheduler+0x134>)
 8008700:	2207      	movs	r2, #7
 8008702:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008704:	e009      	b.n	800871a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008706:	4b2f      	ldr	r3, [pc, #188]	; (80087c4 <xPortStartScheduler+0x134>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3b01      	subs	r3, #1
 800870c:	4a2d      	ldr	r2, [pc, #180]	; (80087c4 <xPortStartScheduler+0x134>)
 800870e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008710:	78fb      	ldrb	r3, [r7, #3]
 8008712:	b2db      	uxtb	r3, r3
 8008714:	005b      	lsls	r3, r3, #1
 8008716:	b2db      	uxtb	r3, r3
 8008718:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800871a:	78fb      	ldrb	r3, [r7, #3]
 800871c:	b2db      	uxtb	r3, r3
 800871e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008722:	2b80      	cmp	r3, #128	; 0x80
 8008724:	d0ef      	beq.n	8008706 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008726:	4b27      	ldr	r3, [pc, #156]	; (80087c4 <xPortStartScheduler+0x134>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f1c3 0307 	rsb	r3, r3, #7
 800872e:	2b04      	cmp	r3, #4
 8008730:	d00a      	beq.n	8008748 <xPortStartScheduler+0xb8>
	__asm volatile
 8008732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008736:	f383 8811 	msr	BASEPRI, r3
 800873a:	f3bf 8f6f 	isb	sy
 800873e:	f3bf 8f4f 	dsb	sy
 8008742:	60bb      	str	r3, [r7, #8]
}
 8008744:	bf00      	nop
 8008746:	e7fe      	b.n	8008746 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008748:	4b1e      	ldr	r3, [pc, #120]	; (80087c4 <xPortStartScheduler+0x134>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	021b      	lsls	r3, r3, #8
 800874e:	4a1d      	ldr	r2, [pc, #116]	; (80087c4 <xPortStartScheduler+0x134>)
 8008750:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008752:	4b1c      	ldr	r3, [pc, #112]	; (80087c4 <xPortStartScheduler+0x134>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800875a:	4a1a      	ldr	r2, [pc, #104]	; (80087c4 <xPortStartScheduler+0x134>)
 800875c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	b2da      	uxtb	r2, r3
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008766:	4b18      	ldr	r3, [pc, #96]	; (80087c8 <xPortStartScheduler+0x138>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a17      	ldr	r2, [pc, #92]	; (80087c8 <xPortStartScheduler+0x138>)
 800876c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008770:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008772:	4b15      	ldr	r3, [pc, #84]	; (80087c8 <xPortStartScheduler+0x138>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a14      	ldr	r2, [pc, #80]	; (80087c8 <xPortStartScheduler+0x138>)
 8008778:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800877c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800877e:	f000 f8dd 	bl	800893c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008782:	4b12      	ldr	r3, [pc, #72]	; (80087cc <xPortStartScheduler+0x13c>)
 8008784:	2200      	movs	r2, #0
 8008786:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008788:	f000 f8fc 	bl	8008984 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800878c:	4b10      	ldr	r3, [pc, #64]	; (80087d0 <xPortStartScheduler+0x140>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a0f      	ldr	r2, [pc, #60]	; (80087d0 <xPortStartScheduler+0x140>)
 8008792:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008796:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008798:	f7ff ff66 	bl	8008668 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800879c:	f7ff fd54 	bl	8008248 <vTaskSwitchContext>
	prvTaskExitError();
 80087a0:	f7ff ff1e 	bl	80085e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3718      	adds	r7, #24
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	e000ed00 	.word	0xe000ed00
 80087b4:	410fc271 	.word	0x410fc271
 80087b8:	410fc270 	.word	0x410fc270
 80087bc:	e000e400 	.word	0xe000e400
 80087c0:	200012e4 	.word	0x200012e4
 80087c4:	200012e8 	.word	0x200012e8
 80087c8:	e000ed20 	.word	0xe000ed20
 80087cc:	20000664 	.word	0x20000664
 80087d0:	e000ef34 	.word	0xe000ef34

080087d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
	__asm volatile
 80087da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087de:	f383 8811 	msr	BASEPRI, r3
 80087e2:	f3bf 8f6f 	isb	sy
 80087e6:	f3bf 8f4f 	dsb	sy
 80087ea:	607b      	str	r3, [r7, #4]
}
 80087ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80087ee:	4b0f      	ldr	r3, [pc, #60]	; (800882c <vPortEnterCritical+0x58>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	3301      	adds	r3, #1
 80087f4:	4a0d      	ldr	r2, [pc, #52]	; (800882c <vPortEnterCritical+0x58>)
 80087f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80087f8:	4b0c      	ldr	r3, [pc, #48]	; (800882c <vPortEnterCritical+0x58>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d10f      	bne.n	8008820 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008800:	4b0b      	ldr	r3, [pc, #44]	; (8008830 <vPortEnterCritical+0x5c>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00a      	beq.n	8008820 <vPortEnterCritical+0x4c>
	__asm volatile
 800880a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880e:	f383 8811 	msr	BASEPRI, r3
 8008812:	f3bf 8f6f 	isb	sy
 8008816:	f3bf 8f4f 	dsb	sy
 800881a:	603b      	str	r3, [r7, #0]
}
 800881c:	bf00      	nop
 800881e:	e7fe      	b.n	800881e <vPortEnterCritical+0x4a>
	}
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr
 800882c:	20000664 	.word	0x20000664
 8008830:	e000ed04 	.word	0xe000ed04

08008834 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800883a:	4b12      	ldr	r3, [pc, #72]	; (8008884 <vPortExitCritical+0x50>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d10a      	bne.n	8008858 <vPortExitCritical+0x24>
	__asm volatile
 8008842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008846:	f383 8811 	msr	BASEPRI, r3
 800884a:	f3bf 8f6f 	isb	sy
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	607b      	str	r3, [r7, #4]
}
 8008854:	bf00      	nop
 8008856:	e7fe      	b.n	8008856 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008858:	4b0a      	ldr	r3, [pc, #40]	; (8008884 <vPortExitCritical+0x50>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	3b01      	subs	r3, #1
 800885e:	4a09      	ldr	r2, [pc, #36]	; (8008884 <vPortExitCritical+0x50>)
 8008860:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008862:	4b08      	ldr	r3, [pc, #32]	; (8008884 <vPortExitCritical+0x50>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d105      	bne.n	8008876 <vPortExitCritical+0x42>
 800886a:	2300      	movs	r3, #0
 800886c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008874:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008876:	bf00      	nop
 8008878:	370c      	adds	r7, #12
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop
 8008884:	20000664 	.word	0x20000664
	...

08008890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008890:	f3ef 8009 	mrs	r0, PSP
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	4b15      	ldr	r3, [pc, #84]	; (80088f0 <pxCurrentTCBConst>)
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	f01e 0f10 	tst.w	lr, #16
 80088a0:	bf08      	it	eq
 80088a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80088a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088aa:	6010      	str	r0, [r2, #0]
 80088ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80088b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80088b4:	f380 8811 	msr	BASEPRI, r0
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	f3bf 8f6f 	isb	sy
 80088c0:	f7ff fcc2 	bl	8008248 <vTaskSwitchContext>
 80088c4:	f04f 0000 	mov.w	r0, #0
 80088c8:	f380 8811 	msr	BASEPRI, r0
 80088cc:	bc09      	pop	{r0, r3}
 80088ce:	6819      	ldr	r1, [r3, #0]
 80088d0:	6808      	ldr	r0, [r1, #0]
 80088d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d6:	f01e 0f10 	tst.w	lr, #16
 80088da:	bf08      	it	eq
 80088dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80088e0:	f380 8809 	msr	PSP, r0
 80088e4:	f3bf 8f6f 	isb	sy
 80088e8:	4770      	bx	lr
 80088ea:	bf00      	nop
 80088ec:	f3af 8000 	nop.w

080088f0 <pxCurrentTCBConst>:
 80088f0:	200011b8 	.word	0x200011b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop

080088f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
	__asm volatile
 80088fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	607b      	str	r3, [r7, #4]
}
 8008910:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008912:	f7ff fbe1 	bl	80080d8 <xTaskIncrementTick>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d003      	beq.n	8008924 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800891c:	4b06      	ldr	r3, [pc, #24]	; (8008938 <SysTick_Handler+0x40>)
 800891e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008922:	601a      	str	r2, [r3, #0]
 8008924:	2300      	movs	r3, #0
 8008926:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	f383 8811 	msr	BASEPRI, r3
}
 800892e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008930:	bf00      	nop
 8008932:	3708      	adds	r7, #8
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}
 8008938:	e000ed04 	.word	0xe000ed04

0800893c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800893c:	b480      	push	{r7}
 800893e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008940:	4b0b      	ldr	r3, [pc, #44]	; (8008970 <vPortSetupTimerInterrupt+0x34>)
 8008942:	2200      	movs	r2, #0
 8008944:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008946:	4b0b      	ldr	r3, [pc, #44]	; (8008974 <vPortSetupTimerInterrupt+0x38>)
 8008948:	2200      	movs	r2, #0
 800894a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800894c:	4b0a      	ldr	r3, [pc, #40]	; (8008978 <vPortSetupTimerInterrupt+0x3c>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a0a      	ldr	r2, [pc, #40]	; (800897c <vPortSetupTimerInterrupt+0x40>)
 8008952:	fba2 2303 	umull	r2, r3, r2, r3
 8008956:	099b      	lsrs	r3, r3, #6
 8008958:	4a09      	ldr	r2, [pc, #36]	; (8008980 <vPortSetupTimerInterrupt+0x44>)
 800895a:	3b01      	subs	r3, #1
 800895c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800895e:	4b04      	ldr	r3, [pc, #16]	; (8008970 <vPortSetupTimerInterrupt+0x34>)
 8008960:	2207      	movs	r2, #7
 8008962:	601a      	str	r2, [r3, #0]
}
 8008964:	bf00      	nop
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop
 8008970:	e000e010 	.word	0xe000e010
 8008974:	e000e018 	.word	0xe000e018
 8008978:	20000000 	.word	0x20000000
 800897c:	10624dd3 	.word	0x10624dd3
 8008980:	e000e014 	.word	0xe000e014

08008984 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008984:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008994 <vPortEnableVFP+0x10>
 8008988:	6801      	ldr	r1, [r0, #0]
 800898a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800898e:	6001      	str	r1, [r0, #0]
 8008990:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008992:	bf00      	nop
 8008994:	e000ed88 	.word	0xe000ed88

08008998 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b08a      	sub	sp, #40	; 0x28
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80089a0:	2300      	movs	r3, #0
 80089a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80089a4:	f7ff faee 	bl	8007f84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80089a8:	4b5b      	ldr	r3, [pc, #364]	; (8008b18 <pvPortMalloc+0x180>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d101      	bne.n	80089b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80089b0:	f000 f920 	bl	8008bf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80089b4:	4b59      	ldr	r3, [pc, #356]	; (8008b1c <pvPortMalloc+0x184>)
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4013      	ands	r3, r2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f040 8093 	bne.w	8008ae8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d01d      	beq.n	8008a04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80089c8:	2208      	movs	r2, #8
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4413      	add	r3, r2
 80089ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f003 0307 	and.w	r3, r3, #7
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d014      	beq.n	8008a04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f023 0307 	bic.w	r3, r3, #7
 80089e0:	3308      	adds	r3, #8
 80089e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f003 0307 	and.w	r3, r3, #7
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00a      	beq.n	8008a04 <pvPortMalloc+0x6c>
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	617b      	str	r3, [r7, #20]
}
 8008a00:	bf00      	nop
 8008a02:	e7fe      	b.n	8008a02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d06e      	beq.n	8008ae8 <pvPortMalloc+0x150>
 8008a0a:	4b45      	ldr	r3, [pc, #276]	; (8008b20 <pvPortMalloc+0x188>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d869      	bhi.n	8008ae8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008a14:	4b43      	ldr	r3, [pc, #268]	; (8008b24 <pvPortMalloc+0x18c>)
 8008a16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008a18:	4b42      	ldr	r3, [pc, #264]	; (8008b24 <pvPortMalloc+0x18c>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a1e:	e004      	b.n	8008a2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d903      	bls.n	8008a3c <pvPortMalloc+0xa4>
 8008a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1f1      	bne.n	8008a20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a3c:	4b36      	ldr	r3, [pc, #216]	; (8008b18 <pvPortMalloc+0x180>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d050      	beq.n	8008ae8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a46:	6a3b      	ldr	r3, [r7, #32]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2208      	movs	r2, #8
 8008a4c:	4413      	add	r3, r2
 8008a4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	6a3b      	ldr	r3, [r7, #32]
 8008a56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	1ad2      	subs	r2, r2, r3
 8008a60:	2308      	movs	r3, #8
 8008a62:	005b      	lsls	r3, r3, #1
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d91f      	bls.n	8008aa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	f003 0307 	and.w	r3, r3, #7
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00a      	beq.n	8008a90 <pvPortMalloc+0xf8>
	__asm volatile
 8008a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a7e:	f383 8811 	msr	BASEPRI, r3
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	f3bf 8f4f 	dsb	sy
 8008a8a:	613b      	str	r3, [r7, #16]
}
 8008a8c:	bf00      	nop
 8008a8e:	e7fe      	b.n	8008a8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	1ad2      	subs	r2, r2, r3
 8008a98:	69bb      	ldr	r3, [r7, #24]
 8008a9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008aa2:	69b8      	ldr	r0, [r7, #24]
 8008aa4:	f000 f908 	bl	8008cb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008aa8:	4b1d      	ldr	r3, [pc, #116]	; (8008b20 <pvPortMalloc+0x188>)
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	4a1b      	ldr	r2, [pc, #108]	; (8008b20 <pvPortMalloc+0x188>)
 8008ab4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ab6:	4b1a      	ldr	r3, [pc, #104]	; (8008b20 <pvPortMalloc+0x188>)
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	4b1b      	ldr	r3, [pc, #108]	; (8008b28 <pvPortMalloc+0x190>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d203      	bcs.n	8008aca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ac2:	4b17      	ldr	r3, [pc, #92]	; (8008b20 <pvPortMalloc+0x188>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a18      	ldr	r2, [pc, #96]	; (8008b28 <pvPortMalloc+0x190>)
 8008ac8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008acc:	685a      	ldr	r2, [r3, #4]
 8008ace:	4b13      	ldr	r3, [pc, #76]	; (8008b1c <pvPortMalloc+0x184>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	431a      	orrs	r2, r3
 8008ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ada:	2200      	movs	r2, #0
 8008adc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008ade:	4b13      	ldr	r3, [pc, #76]	; (8008b2c <pvPortMalloc+0x194>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	4a11      	ldr	r2, [pc, #68]	; (8008b2c <pvPortMalloc+0x194>)
 8008ae6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ae8:	f7ff fa5a 	bl	8007fa0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	f003 0307 	and.w	r3, r3, #7
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00a      	beq.n	8008b0c <pvPortMalloc+0x174>
	__asm volatile
 8008af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afa:	f383 8811 	msr	BASEPRI, r3
 8008afe:	f3bf 8f6f 	isb	sy
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	60fb      	str	r3, [r7, #12]
}
 8008b08:	bf00      	nop
 8008b0a:	e7fe      	b.n	8008b0a <pvPortMalloc+0x172>
	return pvReturn;
 8008b0c:	69fb      	ldr	r3, [r7, #28]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3728      	adds	r7, #40	; 0x28
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20004ef4 	.word	0x20004ef4
 8008b1c:	20004f08 	.word	0x20004f08
 8008b20:	20004ef8 	.word	0x20004ef8
 8008b24:	20004eec 	.word	0x20004eec
 8008b28:	20004efc 	.word	0x20004efc
 8008b2c:	20004f00 	.word	0x20004f00

08008b30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d04d      	beq.n	8008bde <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b42:	2308      	movs	r3, #8
 8008b44:	425b      	negs	r3, r3
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	4413      	add	r3, r2
 8008b4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	685a      	ldr	r2, [r3, #4]
 8008b54:	4b24      	ldr	r3, [pc, #144]	; (8008be8 <vPortFree+0xb8>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4013      	ands	r3, r2
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10a      	bne.n	8008b74 <vPortFree+0x44>
	__asm volatile
 8008b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b62:	f383 8811 	msr	BASEPRI, r3
 8008b66:	f3bf 8f6f 	isb	sy
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	60fb      	str	r3, [r7, #12]
}
 8008b70:	bf00      	nop
 8008b72:	e7fe      	b.n	8008b72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00a      	beq.n	8008b92 <vPortFree+0x62>
	__asm volatile
 8008b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	60bb      	str	r3, [r7, #8]
}
 8008b8e:	bf00      	nop
 8008b90:	e7fe      	b.n	8008b90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	685a      	ldr	r2, [r3, #4]
 8008b96:	4b14      	ldr	r3, [pc, #80]	; (8008be8 <vPortFree+0xb8>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01e      	beq.n	8008bde <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d11a      	bne.n	8008bde <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	685a      	ldr	r2, [r3, #4]
 8008bac:	4b0e      	ldr	r3, [pc, #56]	; (8008be8 <vPortFree+0xb8>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	43db      	mvns	r3, r3
 8008bb2:	401a      	ands	r2, r3
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008bb8:	f7ff f9e4 	bl	8007f84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	685a      	ldr	r2, [r3, #4]
 8008bc0:	4b0a      	ldr	r3, [pc, #40]	; (8008bec <vPortFree+0xbc>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	4a09      	ldr	r2, [pc, #36]	; (8008bec <vPortFree+0xbc>)
 8008bc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bca:	6938      	ldr	r0, [r7, #16]
 8008bcc:	f000 f874 	bl	8008cb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008bd0:	4b07      	ldr	r3, [pc, #28]	; (8008bf0 <vPortFree+0xc0>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	4a06      	ldr	r2, [pc, #24]	; (8008bf0 <vPortFree+0xc0>)
 8008bd8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008bda:	f7ff f9e1 	bl	8007fa0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008bde:	bf00      	nop
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	20004f08 	.word	0x20004f08
 8008bec:	20004ef8 	.word	0x20004ef8
 8008bf0:	20004f04 	.word	0x20004f04

08008bf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008bfa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008bfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008c00:	4b27      	ldr	r3, [pc, #156]	; (8008ca0 <prvHeapInit+0xac>)
 8008c02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f003 0307 	and.w	r3, r3, #7
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00c      	beq.n	8008c28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	3307      	adds	r3, #7
 8008c12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f023 0307 	bic.w	r3, r3, #7
 8008c1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008c1c:	68ba      	ldr	r2, [r7, #8]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	4a1f      	ldr	r2, [pc, #124]	; (8008ca0 <prvHeapInit+0xac>)
 8008c24:	4413      	add	r3, r2
 8008c26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c2c:	4a1d      	ldr	r2, [pc, #116]	; (8008ca4 <prvHeapInit+0xb0>)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c32:	4b1c      	ldr	r3, [pc, #112]	; (8008ca4 <prvHeapInit+0xb0>)
 8008c34:	2200      	movs	r2, #0
 8008c36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	68ba      	ldr	r2, [r7, #8]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c40:	2208      	movs	r2, #8
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	1a9b      	subs	r3, r3, r2
 8008c46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f023 0307 	bic.w	r3, r3, #7
 8008c4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	4a15      	ldr	r2, [pc, #84]	; (8008ca8 <prvHeapInit+0xb4>)
 8008c54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c56:	4b14      	ldr	r3, [pc, #80]	; (8008ca8 <prvHeapInit+0xb4>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c5e:	4b12      	ldr	r3, [pc, #72]	; (8008ca8 <prvHeapInit+0xb4>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2200      	movs	r2, #0
 8008c64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	1ad2      	subs	r2, r2, r3
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c74:	4b0c      	ldr	r3, [pc, #48]	; (8008ca8 <prvHeapInit+0xb4>)
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	4a0a      	ldr	r2, [pc, #40]	; (8008cac <prvHeapInit+0xb8>)
 8008c82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	4a09      	ldr	r2, [pc, #36]	; (8008cb0 <prvHeapInit+0xbc>)
 8008c8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c8c:	4b09      	ldr	r3, [pc, #36]	; (8008cb4 <prvHeapInit+0xc0>)
 8008c8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008c92:	601a      	str	r2, [r3, #0]
}
 8008c94:	bf00      	nop
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr
 8008ca0:	200012ec 	.word	0x200012ec
 8008ca4:	20004eec 	.word	0x20004eec
 8008ca8:	20004ef4 	.word	0x20004ef4
 8008cac:	20004efc 	.word	0x20004efc
 8008cb0:	20004ef8 	.word	0x20004ef8
 8008cb4:	20004f08 	.word	0x20004f08

08008cb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008cc0:	4b28      	ldr	r3, [pc, #160]	; (8008d64 <prvInsertBlockIntoFreeList+0xac>)
 8008cc2:	60fb      	str	r3, [r7, #12]
 8008cc4:	e002      	b.n	8008ccc <prvInsertBlockIntoFreeList+0x14>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	60fb      	str	r3, [r7, #12]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d8f7      	bhi.n	8008cc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	68ba      	ldr	r2, [r7, #8]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d108      	bne.n	8008cfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	685a      	ldr	r2, [r3, #4]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	441a      	add	r2, r3
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	441a      	add	r2, r3
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d118      	bne.n	8008d40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	4b15      	ldr	r3, [pc, #84]	; (8008d68 <prvInsertBlockIntoFreeList+0xb0>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d00d      	beq.n	8008d36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685a      	ldr	r2, [r3, #4]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	441a      	add	r2, r3
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	601a      	str	r2, [r3, #0]
 8008d34:	e008      	b.n	8008d48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d36:	4b0c      	ldr	r3, [pc, #48]	; (8008d68 <prvInsertBlockIntoFreeList+0xb0>)
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	601a      	str	r2, [r3, #0]
 8008d3e:	e003      	b.n	8008d48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d002      	beq.n	8008d56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d56:	bf00      	nop
 8008d58:	3714      	adds	r7, #20
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr
 8008d62:	bf00      	nop
 8008d64:	20004eec 	.word	0x20004eec
 8008d68:	20004ef4 	.word	0x20004ef4

08008d6c <__errno>:
 8008d6c:	4b01      	ldr	r3, [pc, #4]	; (8008d74 <__errno+0x8>)
 8008d6e:	6818      	ldr	r0, [r3, #0]
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	20000668 	.word	0x20000668

08008d78 <__libc_init_array>:
 8008d78:	b570      	push	{r4, r5, r6, lr}
 8008d7a:	4d0d      	ldr	r5, [pc, #52]	; (8008db0 <__libc_init_array+0x38>)
 8008d7c:	4c0d      	ldr	r4, [pc, #52]	; (8008db4 <__libc_init_array+0x3c>)
 8008d7e:	1b64      	subs	r4, r4, r5
 8008d80:	10a4      	asrs	r4, r4, #2
 8008d82:	2600      	movs	r6, #0
 8008d84:	42a6      	cmp	r6, r4
 8008d86:	d109      	bne.n	8008d9c <__libc_init_array+0x24>
 8008d88:	4d0b      	ldr	r5, [pc, #44]	; (8008db8 <__libc_init_array+0x40>)
 8008d8a:	4c0c      	ldr	r4, [pc, #48]	; (8008dbc <__libc_init_array+0x44>)
 8008d8c:	f004 fda8 	bl	800d8e0 <_init>
 8008d90:	1b64      	subs	r4, r4, r5
 8008d92:	10a4      	asrs	r4, r4, #2
 8008d94:	2600      	movs	r6, #0
 8008d96:	42a6      	cmp	r6, r4
 8008d98:	d105      	bne.n	8008da6 <__libc_init_array+0x2e>
 8008d9a:	bd70      	pop	{r4, r5, r6, pc}
 8008d9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008da0:	4798      	blx	r3
 8008da2:	3601      	adds	r6, #1
 8008da4:	e7ee      	b.n	8008d84 <__libc_init_array+0xc>
 8008da6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008daa:	4798      	blx	r3
 8008dac:	3601      	adds	r6, #1
 8008dae:	e7f2      	b.n	8008d96 <__libc_init_array+0x1e>
 8008db0:	0800dfc4 	.word	0x0800dfc4
 8008db4:	0800dfc4 	.word	0x0800dfc4
 8008db8:	0800dfc4 	.word	0x0800dfc4
 8008dbc:	0800dfc8 	.word	0x0800dfc8

08008dc0 <memcpy>:
 8008dc0:	440a      	add	r2, r1
 8008dc2:	4291      	cmp	r1, r2
 8008dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008dc8:	d100      	bne.n	8008dcc <memcpy+0xc>
 8008dca:	4770      	bx	lr
 8008dcc:	b510      	push	{r4, lr}
 8008dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dd6:	4291      	cmp	r1, r2
 8008dd8:	d1f9      	bne.n	8008dce <memcpy+0xe>
 8008dda:	bd10      	pop	{r4, pc}

08008ddc <memset>:
 8008ddc:	4402      	add	r2, r0
 8008dde:	4603      	mov	r3, r0
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d100      	bne.n	8008de6 <memset+0xa>
 8008de4:	4770      	bx	lr
 8008de6:	f803 1b01 	strb.w	r1, [r3], #1
 8008dea:	e7f9      	b.n	8008de0 <memset+0x4>

08008dec <__cvt>:
 8008dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008df0:	ec55 4b10 	vmov	r4, r5, d0
 8008df4:	2d00      	cmp	r5, #0
 8008df6:	460e      	mov	r6, r1
 8008df8:	4619      	mov	r1, r3
 8008dfa:	462b      	mov	r3, r5
 8008dfc:	bfbb      	ittet	lt
 8008dfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008e02:	461d      	movlt	r5, r3
 8008e04:	2300      	movge	r3, #0
 8008e06:	232d      	movlt	r3, #45	; 0x2d
 8008e08:	700b      	strb	r3, [r1, #0]
 8008e0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008e10:	4691      	mov	r9, r2
 8008e12:	f023 0820 	bic.w	r8, r3, #32
 8008e16:	bfbc      	itt	lt
 8008e18:	4622      	movlt	r2, r4
 8008e1a:	4614      	movlt	r4, r2
 8008e1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008e20:	d005      	beq.n	8008e2e <__cvt+0x42>
 8008e22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008e26:	d100      	bne.n	8008e2a <__cvt+0x3e>
 8008e28:	3601      	adds	r6, #1
 8008e2a:	2102      	movs	r1, #2
 8008e2c:	e000      	b.n	8008e30 <__cvt+0x44>
 8008e2e:	2103      	movs	r1, #3
 8008e30:	ab03      	add	r3, sp, #12
 8008e32:	9301      	str	r3, [sp, #4]
 8008e34:	ab02      	add	r3, sp, #8
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	ec45 4b10 	vmov	d0, r4, r5
 8008e3c:	4653      	mov	r3, sl
 8008e3e:	4632      	mov	r2, r6
 8008e40:	f001 ff36 	bl	800acb0 <_dtoa_r>
 8008e44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008e48:	4607      	mov	r7, r0
 8008e4a:	d102      	bne.n	8008e52 <__cvt+0x66>
 8008e4c:	f019 0f01 	tst.w	r9, #1
 8008e50:	d022      	beq.n	8008e98 <__cvt+0xac>
 8008e52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008e56:	eb07 0906 	add.w	r9, r7, r6
 8008e5a:	d110      	bne.n	8008e7e <__cvt+0x92>
 8008e5c:	783b      	ldrb	r3, [r7, #0]
 8008e5e:	2b30      	cmp	r3, #48	; 0x30
 8008e60:	d10a      	bne.n	8008e78 <__cvt+0x8c>
 8008e62:	2200      	movs	r2, #0
 8008e64:	2300      	movs	r3, #0
 8008e66:	4620      	mov	r0, r4
 8008e68:	4629      	mov	r1, r5
 8008e6a:	f7f7 fe2d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e6e:	b918      	cbnz	r0, 8008e78 <__cvt+0x8c>
 8008e70:	f1c6 0601 	rsb	r6, r6, #1
 8008e74:	f8ca 6000 	str.w	r6, [sl]
 8008e78:	f8da 3000 	ldr.w	r3, [sl]
 8008e7c:	4499      	add	r9, r3
 8008e7e:	2200      	movs	r2, #0
 8008e80:	2300      	movs	r3, #0
 8008e82:	4620      	mov	r0, r4
 8008e84:	4629      	mov	r1, r5
 8008e86:	f7f7 fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e8a:	b108      	cbz	r0, 8008e90 <__cvt+0xa4>
 8008e8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008e90:	2230      	movs	r2, #48	; 0x30
 8008e92:	9b03      	ldr	r3, [sp, #12]
 8008e94:	454b      	cmp	r3, r9
 8008e96:	d307      	bcc.n	8008ea8 <__cvt+0xbc>
 8008e98:	9b03      	ldr	r3, [sp, #12]
 8008e9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e9c:	1bdb      	subs	r3, r3, r7
 8008e9e:	4638      	mov	r0, r7
 8008ea0:	6013      	str	r3, [r2, #0]
 8008ea2:	b004      	add	sp, #16
 8008ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea8:	1c59      	adds	r1, r3, #1
 8008eaa:	9103      	str	r1, [sp, #12]
 8008eac:	701a      	strb	r2, [r3, #0]
 8008eae:	e7f0      	b.n	8008e92 <__cvt+0xa6>

08008eb0 <__exponent>:
 8008eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	2900      	cmp	r1, #0
 8008eb6:	bfb8      	it	lt
 8008eb8:	4249      	neglt	r1, r1
 8008eba:	f803 2b02 	strb.w	r2, [r3], #2
 8008ebe:	bfb4      	ite	lt
 8008ec0:	222d      	movlt	r2, #45	; 0x2d
 8008ec2:	222b      	movge	r2, #43	; 0x2b
 8008ec4:	2909      	cmp	r1, #9
 8008ec6:	7042      	strb	r2, [r0, #1]
 8008ec8:	dd2a      	ble.n	8008f20 <__exponent+0x70>
 8008eca:	f10d 0407 	add.w	r4, sp, #7
 8008ece:	46a4      	mov	ip, r4
 8008ed0:	270a      	movs	r7, #10
 8008ed2:	46a6      	mov	lr, r4
 8008ed4:	460a      	mov	r2, r1
 8008ed6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008eda:	fb07 1516 	mls	r5, r7, r6, r1
 8008ede:	3530      	adds	r5, #48	; 0x30
 8008ee0:	2a63      	cmp	r2, #99	; 0x63
 8008ee2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008ee6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008eea:	4631      	mov	r1, r6
 8008eec:	dcf1      	bgt.n	8008ed2 <__exponent+0x22>
 8008eee:	3130      	adds	r1, #48	; 0x30
 8008ef0:	f1ae 0502 	sub.w	r5, lr, #2
 8008ef4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008ef8:	1c44      	adds	r4, r0, #1
 8008efa:	4629      	mov	r1, r5
 8008efc:	4561      	cmp	r1, ip
 8008efe:	d30a      	bcc.n	8008f16 <__exponent+0x66>
 8008f00:	f10d 0209 	add.w	r2, sp, #9
 8008f04:	eba2 020e 	sub.w	r2, r2, lr
 8008f08:	4565      	cmp	r5, ip
 8008f0a:	bf88      	it	hi
 8008f0c:	2200      	movhi	r2, #0
 8008f0e:	4413      	add	r3, r2
 8008f10:	1a18      	subs	r0, r3, r0
 8008f12:	b003      	add	sp, #12
 8008f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f1a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008f1e:	e7ed      	b.n	8008efc <__exponent+0x4c>
 8008f20:	2330      	movs	r3, #48	; 0x30
 8008f22:	3130      	adds	r1, #48	; 0x30
 8008f24:	7083      	strb	r3, [r0, #2]
 8008f26:	70c1      	strb	r1, [r0, #3]
 8008f28:	1d03      	adds	r3, r0, #4
 8008f2a:	e7f1      	b.n	8008f10 <__exponent+0x60>

08008f2c <_printf_float>:
 8008f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f30:	ed2d 8b02 	vpush	{d8}
 8008f34:	b08d      	sub	sp, #52	; 0x34
 8008f36:	460c      	mov	r4, r1
 8008f38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008f3c:	4616      	mov	r6, r2
 8008f3e:	461f      	mov	r7, r3
 8008f40:	4605      	mov	r5, r0
 8008f42:	f003 f9c9 	bl	800c2d8 <_localeconv_r>
 8008f46:	f8d0 a000 	ldr.w	sl, [r0]
 8008f4a:	4650      	mov	r0, sl
 8008f4c:	f7f7 f940 	bl	80001d0 <strlen>
 8008f50:	2300      	movs	r3, #0
 8008f52:	930a      	str	r3, [sp, #40]	; 0x28
 8008f54:	6823      	ldr	r3, [r4, #0]
 8008f56:	9305      	str	r3, [sp, #20]
 8008f58:	f8d8 3000 	ldr.w	r3, [r8]
 8008f5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008f60:	3307      	adds	r3, #7
 8008f62:	f023 0307 	bic.w	r3, r3, #7
 8008f66:	f103 0208 	add.w	r2, r3, #8
 8008f6a:	f8c8 2000 	str.w	r2, [r8]
 8008f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008f76:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008f7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f7e:	9307      	str	r3, [sp, #28]
 8008f80:	f8cd 8018 	str.w	r8, [sp, #24]
 8008f84:	ee08 0a10 	vmov	s16, r0
 8008f88:	4b9f      	ldr	r3, [pc, #636]	; (8009208 <_printf_float+0x2dc>)
 8008f8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f92:	f7f7 fdcb 	bl	8000b2c <__aeabi_dcmpun>
 8008f96:	bb88      	cbnz	r0, 8008ffc <_printf_float+0xd0>
 8008f98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f9c:	4b9a      	ldr	r3, [pc, #616]	; (8009208 <_printf_float+0x2dc>)
 8008f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008fa2:	f7f7 fda5 	bl	8000af0 <__aeabi_dcmple>
 8008fa6:	bb48      	cbnz	r0, 8008ffc <_printf_float+0xd0>
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2300      	movs	r3, #0
 8008fac:	4640      	mov	r0, r8
 8008fae:	4649      	mov	r1, r9
 8008fb0:	f7f7 fd94 	bl	8000adc <__aeabi_dcmplt>
 8008fb4:	b110      	cbz	r0, 8008fbc <_printf_float+0x90>
 8008fb6:	232d      	movs	r3, #45	; 0x2d
 8008fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fbc:	4b93      	ldr	r3, [pc, #588]	; (800920c <_printf_float+0x2e0>)
 8008fbe:	4894      	ldr	r0, [pc, #592]	; (8009210 <_printf_float+0x2e4>)
 8008fc0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008fc4:	bf94      	ite	ls
 8008fc6:	4698      	movls	r8, r3
 8008fc8:	4680      	movhi	r8, r0
 8008fca:	2303      	movs	r3, #3
 8008fcc:	6123      	str	r3, [r4, #16]
 8008fce:	9b05      	ldr	r3, [sp, #20]
 8008fd0:	f023 0204 	bic.w	r2, r3, #4
 8008fd4:	6022      	str	r2, [r4, #0]
 8008fd6:	f04f 0900 	mov.w	r9, #0
 8008fda:	9700      	str	r7, [sp, #0]
 8008fdc:	4633      	mov	r3, r6
 8008fde:	aa0b      	add	r2, sp, #44	; 0x2c
 8008fe0:	4621      	mov	r1, r4
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f000 f9d8 	bl	8009398 <_printf_common>
 8008fe8:	3001      	adds	r0, #1
 8008fea:	f040 8090 	bne.w	800910e <_printf_float+0x1e2>
 8008fee:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff2:	b00d      	add	sp, #52	; 0x34
 8008ff4:	ecbd 8b02 	vpop	{d8}
 8008ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ffc:	4642      	mov	r2, r8
 8008ffe:	464b      	mov	r3, r9
 8009000:	4640      	mov	r0, r8
 8009002:	4649      	mov	r1, r9
 8009004:	f7f7 fd92 	bl	8000b2c <__aeabi_dcmpun>
 8009008:	b140      	cbz	r0, 800901c <_printf_float+0xf0>
 800900a:	464b      	mov	r3, r9
 800900c:	2b00      	cmp	r3, #0
 800900e:	bfbc      	itt	lt
 8009010:	232d      	movlt	r3, #45	; 0x2d
 8009012:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009016:	487f      	ldr	r0, [pc, #508]	; (8009214 <_printf_float+0x2e8>)
 8009018:	4b7f      	ldr	r3, [pc, #508]	; (8009218 <_printf_float+0x2ec>)
 800901a:	e7d1      	b.n	8008fc0 <_printf_float+0x94>
 800901c:	6863      	ldr	r3, [r4, #4]
 800901e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009022:	9206      	str	r2, [sp, #24]
 8009024:	1c5a      	adds	r2, r3, #1
 8009026:	d13f      	bne.n	80090a8 <_printf_float+0x17c>
 8009028:	2306      	movs	r3, #6
 800902a:	6063      	str	r3, [r4, #4]
 800902c:	9b05      	ldr	r3, [sp, #20]
 800902e:	6861      	ldr	r1, [r4, #4]
 8009030:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009034:	2300      	movs	r3, #0
 8009036:	9303      	str	r3, [sp, #12]
 8009038:	ab0a      	add	r3, sp, #40	; 0x28
 800903a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800903e:	ab09      	add	r3, sp, #36	; 0x24
 8009040:	ec49 8b10 	vmov	d0, r8, r9
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	6022      	str	r2, [r4, #0]
 8009048:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800904c:	4628      	mov	r0, r5
 800904e:	f7ff fecd 	bl	8008dec <__cvt>
 8009052:	9b06      	ldr	r3, [sp, #24]
 8009054:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009056:	2b47      	cmp	r3, #71	; 0x47
 8009058:	4680      	mov	r8, r0
 800905a:	d108      	bne.n	800906e <_printf_float+0x142>
 800905c:	1cc8      	adds	r0, r1, #3
 800905e:	db02      	blt.n	8009066 <_printf_float+0x13a>
 8009060:	6863      	ldr	r3, [r4, #4]
 8009062:	4299      	cmp	r1, r3
 8009064:	dd41      	ble.n	80090ea <_printf_float+0x1be>
 8009066:	f1ab 0b02 	sub.w	fp, fp, #2
 800906a:	fa5f fb8b 	uxtb.w	fp, fp
 800906e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009072:	d820      	bhi.n	80090b6 <_printf_float+0x18a>
 8009074:	3901      	subs	r1, #1
 8009076:	465a      	mov	r2, fp
 8009078:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800907c:	9109      	str	r1, [sp, #36]	; 0x24
 800907e:	f7ff ff17 	bl	8008eb0 <__exponent>
 8009082:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009084:	1813      	adds	r3, r2, r0
 8009086:	2a01      	cmp	r2, #1
 8009088:	4681      	mov	r9, r0
 800908a:	6123      	str	r3, [r4, #16]
 800908c:	dc02      	bgt.n	8009094 <_printf_float+0x168>
 800908e:	6822      	ldr	r2, [r4, #0]
 8009090:	07d2      	lsls	r2, r2, #31
 8009092:	d501      	bpl.n	8009098 <_printf_float+0x16c>
 8009094:	3301      	adds	r3, #1
 8009096:	6123      	str	r3, [r4, #16]
 8009098:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800909c:	2b00      	cmp	r3, #0
 800909e:	d09c      	beq.n	8008fda <_printf_float+0xae>
 80090a0:	232d      	movs	r3, #45	; 0x2d
 80090a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090a6:	e798      	b.n	8008fda <_printf_float+0xae>
 80090a8:	9a06      	ldr	r2, [sp, #24]
 80090aa:	2a47      	cmp	r2, #71	; 0x47
 80090ac:	d1be      	bne.n	800902c <_printf_float+0x100>
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1bc      	bne.n	800902c <_printf_float+0x100>
 80090b2:	2301      	movs	r3, #1
 80090b4:	e7b9      	b.n	800902a <_printf_float+0xfe>
 80090b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80090ba:	d118      	bne.n	80090ee <_printf_float+0x1c2>
 80090bc:	2900      	cmp	r1, #0
 80090be:	6863      	ldr	r3, [r4, #4]
 80090c0:	dd0b      	ble.n	80090da <_printf_float+0x1ae>
 80090c2:	6121      	str	r1, [r4, #16]
 80090c4:	b913      	cbnz	r3, 80090cc <_printf_float+0x1a0>
 80090c6:	6822      	ldr	r2, [r4, #0]
 80090c8:	07d0      	lsls	r0, r2, #31
 80090ca:	d502      	bpl.n	80090d2 <_printf_float+0x1a6>
 80090cc:	3301      	adds	r3, #1
 80090ce:	440b      	add	r3, r1
 80090d0:	6123      	str	r3, [r4, #16]
 80090d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80090d4:	f04f 0900 	mov.w	r9, #0
 80090d8:	e7de      	b.n	8009098 <_printf_float+0x16c>
 80090da:	b913      	cbnz	r3, 80090e2 <_printf_float+0x1b6>
 80090dc:	6822      	ldr	r2, [r4, #0]
 80090de:	07d2      	lsls	r2, r2, #31
 80090e0:	d501      	bpl.n	80090e6 <_printf_float+0x1ba>
 80090e2:	3302      	adds	r3, #2
 80090e4:	e7f4      	b.n	80090d0 <_printf_float+0x1a4>
 80090e6:	2301      	movs	r3, #1
 80090e8:	e7f2      	b.n	80090d0 <_printf_float+0x1a4>
 80090ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80090ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090f0:	4299      	cmp	r1, r3
 80090f2:	db05      	blt.n	8009100 <_printf_float+0x1d4>
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	6121      	str	r1, [r4, #16]
 80090f8:	07d8      	lsls	r0, r3, #31
 80090fa:	d5ea      	bpl.n	80090d2 <_printf_float+0x1a6>
 80090fc:	1c4b      	adds	r3, r1, #1
 80090fe:	e7e7      	b.n	80090d0 <_printf_float+0x1a4>
 8009100:	2900      	cmp	r1, #0
 8009102:	bfd4      	ite	le
 8009104:	f1c1 0202 	rsble	r2, r1, #2
 8009108:	2201      	movgt	r2, #1
 800910a:	4413      	add	r3, r2
 800910c:	e7e0      	b.n	80090d0 <_printf_float+0x1a4>
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	055a      	lsls	r2, r3, #21
 8009112:	d407      	bmi.n	8009124 <_printf_float+0x1f8>
 8009114:	6923      	ldr	r3, [r4, #16]
 8009116:	4642      	mov	r2, r8
 8009118:	4631      	mov	r1, r6
 800911a:	4628      	mov	r0, r5
 800911c:	47b8      	blx	r7
 800911e:	3001      	adds	r0, #1
 8009120:	d12c      	bne.n	800917c <_printf_float+0x250>
 8009122:	e764      	b.n	8008fee <_printf_float+0xc2>
 8009124:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009128:	f240 80e0 	bls.w	80092ec <_printf_float+0x3c0>
 800912c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009130:	2200      	movs	r2, #0
 8009132:	2300      	movs	r3, #0
 8009134:	f7f7 fcc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009138:	2800      	cmp	r0, #0
 800913a:	d034      	beq.n	80091a6 <_printf_float+0x27a>
 800913c:	4a37      	ldr	r2, [pc, #220]	; (800921c <_printf_float+0x2f0>)
 800913e:	2301      	movs	r3, #1
 8009140:	4631      	mov	r1, r6
 8009142:	4628      	mov	r0, r5
 8009144:	47b8      	blx	r7
 8009146:	3001      	adds	r0, #1
 8009148:	f43f af51 	beq.w	8008fee <_printf_float+0xc2>
 800914c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009150:	429a      	cmp	r2, r3
 8009152:	db02      	blt.n	800915a <_printf_float+0x22e>
 8009154:	6823      	ldr	r3, [r4, #0]
 8009156:	07d8      	lsls	r0, r3, #31
 8009158:	d510      	bpl.n	800917c <_printf_float+0x250>
 800915a:	ee18 3a10 	vmov	r3, s16
 800915e:	4652      	mov	r2, sl
 8009160:	4631      	mov	r1, r6
 8009162:	4628      	mov	r0, r5
 8009164:	47b8      	blx	r7
 8009166:	3001      	adds	r0, #1
 8009168:	f43f af41 	beq.w	8008fee <_printf_float+0xc2>
 800916c:	f04f 0800 	mov.w	r8, #0
 8009170:	f104 091a 	add.w	r9, r4, #26
 8009174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009176:	3b01      	subs	r3, #1
 8009178:	4543      	cmp	r3, r8
 800917a:	dc09      	bgt.n	8009190 <_printf_float+0x264>
 800917c:	6823      	ldr	r3, [r4, #0]
 800917e:	079b      	lsls	r3, r3, #30
 8009180:	f100 8105 	bmi.w	800938e <_printf_float+0x462>
 8009184:	68e0      	ldr	r0, [r4, #12]
 8009186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009188:	4298      	cmp	r0, r3
 800918a:	bfb8      	it	lt
 800918c:	4618      	movlt	r0, r3
 800918e:	e730      	b.n	8008ff2 <_printf_float+0xc6>
 8009190:	2301      	movs	r3, #1
 8009192:	464a      	mov	r2, r9
 8009194:	4631      	mov	r1, r6
 8009196:	4628      	mov	r0, r5
 8009198:	47b8      	blx	r7
 800919a:	3001      	adds	r0, #1
 800919c:	f43f af27 	beq.w	8008fee <_printf_float+0xc2>
 80091a0:	f108 0801 	add.w	r8, r8, #1
 80091a4:	e7e6      	b.n	8009174 <_printf_float+0x248>
 80091a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	dc39      	bgt.n	8009220 <_printf_float+0x2f4>
 80091ac:	4a1b      	ldr	r2, [pc, #108]	; (800921c <_printf_float+0x2f0>)
 80091ae:	2301      	movs	r3, #1
 80091b0:	4631      	mov	r1, r6
 80091b2:	4628      	mov	r0, r5
 80091b4:	47b8      	blx	r7
 80091b6:	3001      	adds	r0, #1
 80091b8:	f43f af19 	beq.w	8008fee <_printf_float+0xc2>
 80091bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091c0:	4313      	orrs	r3, r2
 80091c2:	d102      	bne.n	80091ca <_printf_float+0x29e>
 80091c4:	6823      	ldr	r3, [r4, #0]
 80091c6:	07d9      	lsls	r1, r3, #31
 80091c8:	d5d8      	bpl.n	800917c <_printf_float+0x250>
 80091ca:	ee18 3a10 	vmov	r3, s16
 80091ce:	4652      	mov	r2, sl
 80091d0:	4631      	mov	r1, r6
 80091d2:	4628      	mov	r0, r5
 80091d4:	47b8      	blx	r7
 80091d6:	3001      	adds	r0, #1
 80091d8:	f43f af09 	beq.w	8008fee <_printf_float+0xc2>
 80091dc:	f04f 0900 	mov.w	r9, #0
 80091e0:	f104 0a1a 	add.w	sl, r4, #26
 80091e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091e6:	425b      	negs	r3, r3
 80091e8:	454b      	cmp	r3, r9
 80091ea:	dc01      	bgt.n	80091f0 <_printf_float+0x2c4>
 80091ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091ee:	e792      	b.n	8009116 <_printf_float+0x1ea>
 80091f0:	2301      	movs	r3, #1
 80091f2:	4652      	mov	r2, sl
 80091f4:	4631      	mov	r1, r6
 80091f6:	4628      	mov	r0, r5
 80091f8:	47b8      	blx	r7
 80091fa:	3001      	adds	r0, #1
 80091fc:	f43f aef7 	beq.w	8008fee <_printf_float+0xc2>
 8009200:	f109 0901 	add.w	r9, r9, #1
 8009204:	e7ee      	b.n	80091e4 <_printf_float+0x2b8>
 8009206:	bf00      	nop
 8009208:	7fefffff 	.word	0x7fefffff
 800920c:	0800db10 	.word	0x0800db10
 8009210:	0800db14 	.word	0x0800db14
 8009214:	0800db1c 	.word	0x0800db1c
 8009218:	0800db18 	.word	0x0800db18
 800921c:	0800db20 	.word	0x0800db20
 8009220:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009222:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009224:	429a      	cmp	r2, r3
 8009226:	bfa8      	it	ge
 8009228:	461a      	movge	r2, r3
 800922a:	2a00      	cmp	r2, #0
 800922c:	4691      	mov	r9, r2
 800922e:	dc37      	bgt.n	80092a0 <_printf_float+0x374>
 8009230:	f04f 0b00 	mov.w	fp, #0
 8009234:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009238:	f104 021a 	add.w	r2, r4, #26
 800923c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800923e:	9305      	str	r3, [sp, #20]
 8009240:	eba3 0309 	sub.w	r3, r3, r9
 8009244:	455b      	cmp	r3, fp
 8009246:	dc33      	bgt.n	80092b0 <_printf_float+0x384>
 8009248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800924c:	429a      	cmp	r2, r3
 800924e:	db3b      	blt.n	80092c8 <_printf_float+0x39c>
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	07da      	lsls	r2, r3, #31
 8009254:	d438      	bmi.n	80092c8 <_printf_float+0x39c>
 8009256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009258:	9a05      	ldr	r2, [sp, #20]
 800925a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800925c:	1a9a      	subs	r2, r3, r2
 800925e:	eba3 0901 	sub.w	r9, r3, r1
 8009262:	4591      	cmp	r9, r2
 8009264:	bfa8      	it	ge
 8009266:	4691      	movge	r9, r2
 8009268:	f1b9 0f00 	cmp.w	r9, #0
 800926c:	dc35      	bgt.n	80092da <_printf_float+0x3ae>
 800926e:	f04f 0800 	mov.w	r8, #0
 8009272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009276:	f104 0a1a 	add.w	sl, r4, #26
 800927a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800927e:	1a9b      	subs	r3, r3, r2
 8009280:	eba3 0309 	sub.w	r3, r3, r9
 8009284:	4543      	cmp	r3, r8
 8009286:	f77f af79 	ble.w	800917c <_printf_float+0x250>
 800928a:	2301      	movs	r3, #1
 800928c:	4652      	mov	r2, sl
 800928e:	4631      	mov	r1, r6
 8009290:	4628      	mov	r0, r5
 8009292:	47b8      	blx	r7
 8009294:	3001      	adds	r0, #1
 8009296:	f43f aeaa 	beq.w	8008fee <_printf_float+0xc2>
 800929a:	f108 0801 	add.w	r8, r8, #1
 800929e:	e7ec      	b.n	800927a <_printf_float+0x34e>
 80092a0:	4613      	mov	r3, r2
 80092a2:	4631      	mov	r1, r6
 80092a4:	4642      	mov	r2, r8
 80092a6:	4628      	mov	r0, r5
 80092a8:	47b8      	blx	r7
 80092aa:	3001      	adds	r0, #1
 80092ac:	d1c0      	bne.n	8009230 <_printf_float+0x304>
 80092ae:	e69e      	b.n	8008fee <_printf_float+0xc2>
 80092b0:	2301      	movs	r3, #1
 80092b2:	4631      	mov	r1, r6
 80092b4:	4628      	mov	r0, r5
 80092b6:	9205      	str	r2, [sp, #20]
 80092b8:	47b8      	blx	r7
 80092ba:	3001      	adds	r0, #1
 80092bc:	f43f ae97 	beq.w	8008fee <_printf_float+0xc2>
 80092c0:	9a05      	ldr	r2, [sp, #20]
 80092c2:	f10b 0b01 	add.w	fp, fp, #1
 80092c6:	e7b9      	b.n	800923c <_printf_float+0x310>
 80092c8:	ee18 3a10 	vmov	r3, s16
 80092cc:	4652      	mov	r2, sl
 80092ce:	4631      	mov	r1, r6
 80092d0:	4628      	mov	r0, r5
 80092d2:	47b8      	blx	r7
 80092d4:	3001      	adds	r0, #1
 80092d6:	d1be      	bne.n	8009256 <_printf_float+0x32a>
 80092d8:	e689      	b.n	8008fee <_printf_float+0xc2>
 80092da:	9a05      	ldr	r2, [sp, #20]
 80092dc:	464b      	mov	r3, r9
 80092de:	4442      	add	r2, r8
 80092e0:	4631      	mov	r1, r6
 80092e2:	4628      	mov	r0, r5
 80092e4:	47b8      	blx	r7
 80092e6:	3001      	adds	r0, #1
 80092e8:	d1c1      	bne.n	800926e <_printf_float+0x342>
 80092ea:	e680      	b.n	8008fee <_printf_float+0xc2>
 80092ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092ee:	2a01      	cmp	r2, #1
 80092f0:	dc01      	bgt.n	80092f6 <_printf_float+0x3ca>
 80092f2:	07db      	lsls	r3, r3, #31
 80092f4:	d538      	bpl.n	8009368 <_printf_float+0x43c>
 80092f6:	2301      	movs	r3, #1
 80092f8:	4642      	mov	r2, r8
 80092fa:	4631      	mov	r1, r6
 80092fc:	4628      	mov	r0, r5
 80092fe:	47b8      	blx	r7
 8009300:	3001      	adds	r0, #1
 8009302:	f43f ae74 	beq.w	8008fee <_printf_float+0xc2>
 8009306:	ee18 3a10 	vmov	r3, s16
 800930a:	4652      	mov	r2, sl
 800930c:	4631      	mov	r1, r6
 800930e:	4628      	mov	r0, r5
 8009310:	47b8      	blx	r7
 8009312:	3001      	adds	r0, #1
 8009314:	f43f ae6b 	beq.w	8008fee <_printf_float+0xc2>
 8009318:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800931c:	2200      	movs	r2, #0
 800931e:	2300      	movs	r3, #0
 8009320:	f7f7 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009324:	b9d8      	cbnz	r0, 800935e <_printf_float+0x432>
 8009326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009328:	f108 0201 	add.w	r2, r8, #1
 800932c:	3b01      	subs	r3, #1
 800932e:	4631      	mov	r1, r6
 8009330:	4628      	mov	r0, r5
 8009332:	47b8      	blx	r7
 8009334:	3001      	adds	r0, #1
 8009336:	d10e      	bne.n	8009356 <_printf_float+0x42a>
 8009338:	e659      	b.n	8008fee <_printf_float+0xc2>
 800933a:	2301      	movs	r3, #1
 800933c:	4652      	mov	r2, sl
 800933e:	4631      	mov	r1, r6
 8009340:	4628      	mov	r0, r5
 8009342:	47b8      	blx	r7
 8009344:	3001      	adds	r0, #1
 8009346:	f43f ae52 	beq.w	8008fee <_printf_float+0xc2>
 800934a:	f108 0801 	add.w	r8, r8, #1
 800934e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009350:	3b01      	subs	r3, #1
 8009352:	4543      	cmp	r3, r8
 8009354:	dcf1      	bgt.n	800933a <_printf_float+0x40e>
 8009356:	464b      	mov	r3, r9
 8009358:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800935c:	e6dc      	b.n	8009118 <_printf_float+0x1ec>
 800935e:	f04f 0800 	mov.w	r8, #0
 8009362:	f104 0a1a 	add.w	sl, r4, #26
 8009366:	e7f2      	b.n	800934e <_printf_float+0x422>
 8009368:	2301      	movs	r3, #1
 800936a:	4642      	mov	r2, r8
 800936c:	e7df      	b.n	800932e <_printf_float+0x402>
 800936e:	2301      	movs	r3, #1
 8009370:	464a      	mov	r2, r9
 8009372:	4631      	mov	r1, r6
 8009374:	4628      	mov	r0, r5
 8009376:	47b8      	blx	r7
 8009378:	3001      	adds	r0, #1
 800937a:	f43f ae38 	beq.w	8008fee <_printf_float+0xc2>
 800937e:	f108 0801 	add.w	r8, r8, #1
 8009382:	68e3      	ldr	r3, [r4, #12]
 8009384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009386:	1a5b      	subs	r3, r3, r1
 8009388:	4543      	cmp	r3, r8
 800938a:	dcf0      	bgt.n	800936e <_printf_float+0x442>
 800938c:	e6fa      	b.n	8009184 <_printf_float+0x258>
 800938e:	f04f 0800 	mov.w	r8, #0
 8009392:	f104 0919 	add.w	r9, r4, #25
 8009396:	e7f4      	b.n	8009382 <_printf_float+0x456>

08009398 <_printf_common>:
 8009398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800939c:	4616      	mov	r6, r2
 800939e:	4699      	mov	r9, r3
 80093a0:	688a      	ldr	r2, [r1, #8]
 80093a2:	690b      	ldr	r3, [r1, #16]
 80093a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093a8:	4293      	cmp	r3, r2
 80093aa:	bfb8      	it	lt
 80093ac:	4613      	movlt	r3, r2
 80093ae:	6033      	str	r3, [r6, #0]
 80093b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093b4:	4607      	mov	r7, r0
 80093b6:	460c      	mov	r4, r1
 80093b8:	b10a      	cbz	r2, 80093be <_printf_common+0x26>
 80093ba:	3301      	adds	r3, #1
 80093bc:	6033      	str	r3, [r6, #0]
 80093be:	6823      	ldr	r3, [r4, #0]
 80093c0:	0699      	lsls	r1, r3, #26
 80093c2:	bf42      	ittt	mi
 80093c4:	6833      	ldrmi	r3, [r6, #0]
 80093c6:	3302      	addmi	r3, #2
 80093c8:	6033      	strmi	r3, [r6, #0]
 80093ca:	6825      	ldr	r5, [r4, #0]
 80093cc:	f015 0506 	ands.w	r5, r5, #6
 80093d0:	d106      	bne.n	80093e0 <_printf_common+0x48>
 80093d2:	f104 0a19 	add.w	sl, r4, #25
 80093d6:	68e3      	ldr	r3, [r4, #12]
 80093d8:	6832      	ldr	r2, [r6, #0]
 80093da:	1a9b      	subs	r3, r3, r2
 80093dc:	42ab      	cmp	r3, r5
 80093de:	dc26      	bgt.n	800942e <_printf_common+0x96>
 80093e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80093e4:	1e13      	subs	r3, r2, #0
 80093e6:	6822      	ldr	r2, [r4, #0]
 80093e8:	bf18      	it	ne
 80093ea:	2301      	movne	r3, #1
 80093ec:	0692      	lsls	r2, r2, #26
 80093ee:	d42b      	bmi.n	8009448 <_printf_common+0xb0>
 80093f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80093f4:	4649      	mov	r1, r9
 80093f6:	4638      	mov	r0, r7
 80093f8:	47c0      	blx	r8
 80093fa:	3001      	adds	r0, #1
 80093fc:	d01e      	beq.n	800943c <_printf_common+0xa4>
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	68e5      	ldr	r5, [r4, #12]
 8009402:	6832      	ldr	r2, [r6, #0]
 8009404:	f003 0306 	and.w	r3, r3, #6
 8009408:	2b04      	cmp	r3, #4
 800940a:	bf08      	it	eq
 800940c:	1aad      	subeq	r5, r5, r2
 800940e:	68a3      	ldr	r3, [r4, #8]
 8009410:	6922      	ldr	r2, [r4, #16]
 8009412:	bf0c      	ite	eq
 8009414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009418:	2500      	movne	r5, #0
 800941a:	4293      	cmp	r3, r2
 800941c:	bfc4      	itt	gt
 800941e:	1a9b      	subgt	r3, r3, r2
 8009420:	18ed      	addgt	r5, r5, r3
 8009422:	2600      	movs	r6, #0
 8009424:	341a      	adds	r4, #26
 8009426:	42b5      	cmp	r5, r6
 8009428:	d11a      	bne.n	8009460 <_printf_common+0xc8>
 800942a:	2000      	movs	r0, #0
 800942c:	e008      	b.n	8009440 <_printf_common+0xa8>
 800942e:	2301      	movs	r3, #1
 8009430:	4652      	mov	r2, sl
 8009432:	4649      	mov	r1, r9
 8009434:	4638      	mov	r0, r7
 8009436:	47c0      	blx	r8
 8009438:	3001      	adds	r0, #1
 800943a:	d103      	bne.n	8009444 <_printf_common+0xac>
 800943c:	f04f 30ff 	mov.w	r0, #4294967295
 8009440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009444:	3501      	adds	r5, #1
 8009446:	e7c6      	b.n	80093d6 <_printf_common+0x3e>
 8009448:	18e1      	adds	r1, r4, r3
 800944a:	1c5a      	adds	r2, r3, #1
 800944c:	2030      	movs	r0, #48	; 0x30
 800944e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009452:	4422      	add	r2, r4
 8009454:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009458:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800945c:	3302      	adds	r3, #2
 800945e:	e7c7      	b.n	80093f0 <_printf_common+0x58>
 8009460:	2301      	movs	r3, #1
 8009462:	4622      	mov	r2, r4
 8009464:	4649      	mov	r1, r9
 8009466:	4638      	mov	r0, r7
 8009468:	47c0      	blx	r8
 800946a:	3001      	adds	r0, #1
 800946c:	d0e6      	beq.n	800943c <_printf_common+0xa4>
 800946e:	3601      	adds	r6, #1
 8009470:	e7d9      	b.n	8009426 <_printf_common+0x8e>
	...

08009474 <_printf_i>:
 8009474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009478:	7e0f      	ldrb	r7, [r1, #24]
 800947a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800947c:	2f78      	cmp	r7, #120	; 0x78
 800947e:	4691      	mov	r9, r2
 8009480:	4680      	mov	r8, r0
 8009482:	460c      	mov	r4, r1
 8009484:	469a      	mov	sl, r3
 8009486:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800948a:	d807      	bhi.n	800949c <_printf_i+0x28>
 800948c:	2f62      	cmp	r7, #98	; 0x62
 800948e:	d80a      	bhi.n	80094a6 <_printf_i+0x32>
 8009490:	2f00      	cmp	r7, #0
 8009492:	f000 80d8 	beq.w	8009646 <_printf_i+0x1d2>
 8009496:	2f58      	cmp	r7, #88	; 0x58
 8009498:	f000 80a3 	beq.w	80095e2 <_printf_i+0x16e>
 800949c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094a4:	e03a      	b.n	800951c <_printf_i+0xa8>
 80094a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094aa:	2b15      	cmp	r3, #21
 80094ac:	d8f6      	bhi.n	800949c <_printf_i+0x28>
 80094ae:	a101      	add	r1, pc, #4	; (adr r1, 80094b4 <_printf_i+0x40>)
 80094b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094b4:	0800950d 	.word	0x0800950d
 80094b8:	08009521 	.word	0x08009521
 80094bc:	0800949d 	.word	0x0800949d
 80094c0:	0800949d 	.word	0x0800949d
 80094c4:	0800949d 	.word	0x0800949d
 80094c8:	0800949d 	.word	0x0800949d
 80094cc:	08009521 	.word	0x08009521
 80094d0:	0800949d 	.word	0x0800949d
 80094d4:	0800949d 	.word	0x0800949d
 80094d8:	0800949d 	.word	0x0800949d
 80094dc:	0800949d 	.word	0x0800949d
 80094e0:	0800962d 	.word	0x0800962d
 80094e4:	08009551 	.word	0x08009551
 80094e8:	0800960f 	.word	0x0800960f
 80094ec:	0800949d 	.word	0x0800949d
 80094f0:	0800949d 	.word	0x0800949d
 80094f4:	0800964f 	.word	0x0800964f
 80094f8:	0800949d 	.word	0x0800949d
 80094fc:	08009551 	.word	0x08009551
 8009500:	0800949d 	.word	0x0800949d
 8009504:	0800949d 	.word	0x0800949d
 8009508:	08009617 	.word	0x08009617
 800950c:	682b      	ldr	r3, [r5, #0]
 800950e:	1d1a      	adds	r2, r3, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	602a      	str	r2, [r5, #0]
 8009514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800951c:	2301      	movs	r3, #1
 800951e:	e0a3      	b.n	8009668 <_printf_i+0x1f4>
 8009520:	6820      	ldr	r0, [r4, #0]
 8009522:	6829      	ldr	r1, [r5, #0]
 8009524:	0606      	lsls	r6, r0, #24
 8009526:	f101 0304 	add.w	r3, r1, #4
 800952a:	d50a      	bpl.n	8009542 <_printf_i+0xce>
 800952c:	680e      	ldr	r6, [r1, #0]
 800952e:	602b      	str	r3, [r5, #0]
 8009530:	2e00      	cmp	r6, #0
 8009532:	da03      	bge.n	800953c <_printf_i+0xc8>
 8009534:	232d      	movs	r3, #45	; 0x2d
 8009536:	4276      	negs	r6, r6
 8009538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800953c:	485e      	ldr	r0, [pc, #376]	; (80096b8 <_printf_i+0x244>)
 800953e:	230a      	movs	r3, #10
 8009540:	e019      	b.n	8009576 <_printf_i+0x102>
 8009542:	680e      	ldr	r6, [r1, #0]
 8009544:	602b      	str	r3, [r5, #0]
 8009546:	f010 0f40 	tst.w	r0, #64	; 0x40
 800954a:	bf18      	it	ne
 800954c:	b236      	sxthne	r6, r6
 800954e:	e7ef      	b.n	8009530 <_printf_i+0xbc>
 8009550:	682b      	ldr	r3, [r5, #0]
 8009552:	6820      	ldr	r0, [r4, #0]
 8009554:	1d19      	adds	r1, r3, #4
 8009556:	6029      	str	r1, [r5, #0]
 8009558:	0601      	lsls	r1, r0, #24
 800955a:	d501      	bpl.n	8009560 <_printf_i+0xec>
 800955c:	681e      	ldr	r6, [r3, #0]
 800955e:	e002      	b.n	8009566 <_printf_i+0xf2>
 8009560:	0646      	lsls	r6, r0, #25
 8009562:	d5fb      	bpl.n	800955c <_printf_i+0xe8>
 8009564:	881e      	ldrh	r6, [r3, #0]
 8009566:	4854      	ldr	r0, [pc, #336]	; (80096b8 <_printf_i+0x244>)
 8009568:	2f6f      	cmp	r7, #111	; 0x6f
 800956a:	bf0c      	ite	eq
 800956c:	2308      	moveq	r3, #8
 800956e:	230a      	movne	r3, #10
 8009570:	2100      	movs	r1, #0
 8009572:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009576:	6865      	ldr	r5, [r4, #4]
 8009578:	60a5      	str	r5, [r4, #8]
 800957a:	2d00      	cmp	r5, #0
 800957c:	bfa2      	ittt	ge
 800957e:	6821      	ldrge	r1, [r4, #0]
 8009580:	f021 0104 	bicge.w	r1, r1, #4
 8009584:	6021      	strge	r1, [r4, #0]
 8009586:	b90e      	cbnz	r6, 800958c <_printf_i+0x118>
 8009588:	2d00      	cmp	r5, #0
 800958a:	d04d      	beq.n	8009628 <_printf_i+0x1b4>
 800958c:	4615      	mov	r5, r2
 800958e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009592:	fb03 6711 	mls	r7, r3, r1, r6
 8009596:	5dc7      	ldrb	r7, [r0, r7]
 8009598:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800959c:	4637      	mov	r7, r6
 800959e:	42bb      	cmp	r3, r7
 80095a0:	460e      	mov	r6, r1
 80095a2:	d9f4      	bls.n	800958e <_printf_i+0x11a>
 80095a4:	2b08      	cmp	r3, #8
 80095a6:	d10b      	bne.n	80095c0 <_printf_i+0x14c>
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	07de      	lsls	r6, r3, #31
 80095ac:	d508      	bpl.n	80095c0 <_printf_i+0x14c>
 80095ae:	6923      	ldr	r3, [r4, #16]
 80095b0:	6861      	ldr	r1, [r4, #4]
 80095b2:	4299      	cmp	r1, r3
 80095b4:	bfde      	ittt	le
 80095b6:	2330      	movle	r3, #48	; 0x30
 80095b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80095c0:	1b52      	subs	r2, r2, r5
 80095c2:	6122      	str	r2, [r4, #16]
 80095c4:	f8cd a000 	str.w	sl, [sp]
 80095c8:	464b      	mov	r3, r9
 80095ca:	aa03      	add	r2, sp, #12
 80095cc:	4621      	mov	r1, r4
 80095ce:	4640      	mov	r0, r8
 80095d0:	f7ff fee2 	bl	8009398 <_printf_common>
 80095d4:	3001      	adds	r0, #1
 80095d6:	d14c      	bne.n	8009672 <_printf_i+0x1fe>
 80095d8:	f04f 30ff 	mov.w	r0, #4294967295
 80095dc:	b004      	add	sp, #16
 80095de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e2:	4835      	ldr	r0, [pc, #212]	; (80096b8 <_printf_i+0x244>)
 80095e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80095e8:	6829      	ldr	r1, [r5, #0]
 80095ea:	6823      	ldr	r3, [r4, #0]
 80095ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80095f0:	6029      	str	r1, [r5, #0]
 80095f2:	061d      	lsls	r5, r3, #24
 80095f4:	d514      	bpl.n	8009620 <_printf_i+0x1ac>
 80095f6:	07df      	lsls	r7, r3, #31
 80095f8:	bf44      	itt	mi
 80095fa:	f043 0320 	orrmi.w	r3, r3, #32
 80095fe:	6023      	strmi	r3, [r4, #0]
 8009600:	b91e      	cbnz	r6, 800960a <_printf_i+0x196>
 8009602:	6823      	ldr	r3, [r4, #0]
 8009604:	f023 0320 	bic.w	r3, r3, #32
 8009608:	6023      	str	r3, [r4, #0]
 800960a:	2310      	movs	r3, #16
 800960c:	e7b0      	b.n	8009570 <_printf_i+0xfc>
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	f043 0320 	orr.w	r3, r3, #32
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	2378      	movs	r3, #120	; 0x78
 8009618:	4828      	ldr	r0, [pc, #160]	; (80096bc <_printf_i+0x248>)
 800961a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800961e:	e7e3      	b.n	80095e8 <_printf_i+0x174>
 8009620:	0659      	lsls	r1, r3, #25
 8009622:	bf48      	it	mi
 8009624:	b2b6      	uxthmi	r6, r6
 8009626:	e7e6      	b.n	80095f6 <_printf_i+0x182>
 8009628:	4615      	mov	r5, r2
 800962a:	e7bb      	b.n	80095a4 <_printf_i+0x130>
 800962c:	682b      	ldr	r3, [r5, #0]
 800962e:	6826      	ldr	r6, [r4, #0]
 8009630:	6961      	ldr	r1, [r4, #20]
 8009632:	1d18      	adds	r0, r3, #4
 8009634:	6028      	str	r0, [r5, #0]
 8009636:	0635      	lsls	r5, r6, #24
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	d501      	bpl.n	8009640 <_printf_i+0x1cc>
 800963c:	6019      	str	r1, [r3, #0]
 800963e:	e002      	b.n	8009646 <_printf_i+0x1d2>
 8009640:	0670      	lsls	r0, r6, #25
 8009642:	d5fb      	bpl.n	800963c <_printf_i+0x1c8>
 8009644:	8019      	strh	r1, [r3, #0]
 8009646:	2300      	movs	r3, #0
 8009648:	6123      	str	r3, [r4, #16]
 800964a:	4615      	mov	r5, r2
 800964c:	e7ba      	b.n	80095c4 <_printf_i+0x150>
 800964e:	682b      	ldr	r3, [r5, #0]
 8009650:	1d1a      	adds	r2, r3, #4
 8009652:	602a      	str	r2, [r5, #0]
 8009654:	681d      	ldr	r5, [r3, #0]
 8009656:	6862      	ldr	r2, [r4, #4]
 8009658:	2100      	movs	r1, #0
 800965a:	4628      	mov	r0, r5
 800965c:	f7f6 fdc0 	bl	80001e0 <memchr>
 8009660:	b108      	cbz	r0, 8009666 <_printf_i+0x1f2>
 8009662:	1b40      	subs	r0, r0, r5
 8009664:	6060      	str	r0, [r4, #4]
 8009666:	6863      	ldr	r3, [r4, #4]
 8009668:	6123      	str	r3, [r4, #16]
 800966a:	2300      	movs	r3, #0
 800966c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009670:	e7a8      	b.n	80095c4 <_printf_i+0x150>
 8009672:	6923      	ldr	r3, [r4, #16]
 8009674:	462a      	mov	r2, r5
 8009676:	4649      	mov	r1, r9
 8009678:	4640      	mov	r0, r8
 800967a:	47d0      	blx	sl
 800967c:	3001      	adds	r0, #1
 800967e:	d0ab      	beq.n	80095d8 <_printf_i+0x164>
 8009680:	6823      	ldr	r3, [r4, #0]
 8009682:	079b      	lsls	r3, r3, #30
 8009684:	d413      	bmi.n	80096ae <_printf_i+0x23a>
 8009686:	68e0      	ldr	r0, [r4, #12]
 8009688:	9b03      	ldr	r3, [sp, #12]
 800968a:	4298      	cmp	r0, r3
 800968c:	bfb8      	it	lt
 800968e:	4618      	movlt	r0, r3
 8009690:	e7a4      	b.n	80095dc <_printf_i+0x168>
 8009692:	2301      	movs	r3, #1
 8009694:	4632      	mov	r2, r6
 8009696:	4649      	mov	r1, r9
 8009698:	4640      	mov	r0, r8
 800969a:	47d0      	blx	sl
 800969c:	3001      	adds	r0, #1
 800969e:	d09b      	beq.n	80095d8 <_printf_i+0x164>
 80096a0:	3501      	adds	r5, #1
 80096a2:	68e3      	ldr	r3, [r4, #12]
 80096a4:	9903      	ldr	r1, [sp, #12]
 80096a6:	1a5b      	subs	r3, r3, r1
 80096a8:	42ab      	cmp	r3, r5
 80096aa:	dcf2      	bgt.n	8009692 <_printf_i+0x21e>
 80096ac:	e7eb      	b.n	8009686 <_printf_i+0x212>
 80096ae:	2500      	movs	r5, #0
 80096b0:	f104 0619 	add.w	r6, r4, #25
 80096b4:	e7f5      	b.n	80096a2 <_printf_i+0x22e>
 80096b6:	bf00      	nop
 80096b8:	0800db22 	.word	0x0800db22
 80096bc:	0800db33 	.word	0x0800db33

080096c0 <_scanf_float>:
 80096c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c4:	b087      	sub	sp, #28
 80096c6:	4617      	mov	r7, r2
 80096c8:	9303      	str	r3, [sp, #12]
 80096ca:	688b      	ldr	r3, [r1, #8]
 80096cc:	1e5a      	subs	r2, r3, #1
 80096ce:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80096d2:	bf83      	ittte	hi
 80096d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80096d8:	195b      	addhi	r3, r3, r5
 80096da:	9302      	strhi	r3, [sp, #8]
 80096dc:	2300      	movls	r3, #0
 80096de:	bf86      	itte	hi
 80096e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80096e4:	608b      	strhi	r3, [r1, #8]
 80096e6:	9302      	strls	r3, [sp, #8]
 80096e8:	680b      	ldr	r3, [r1, #0]
 80096ea:	468b      	mov	fp, r1
 80096ec:	2500      	movs	r5, #0
 80096ee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80096f2:	f84b 3b1c 	str.w	r3, [fp], #28
 80096f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80096fa:	4680      	mov	r8, r0
 80096fc:	460c      	mov	r4, r1
 80096fe:	465e      	mov	r6, fp
 8009700:	46aa      	mov	sl, r5
 8009702:	46a9      	mov	r9, r5
 8009704:	9501      	str	r5, [sp, #4]
 8009706:	68a2      	ldr	r2, [r4, #8]
 8009708:	b152      	cbz	r2, 8009720 <_scanf_float+0x60>
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	2b4e      	cmp	r3, #78	; 0x4e
 8009710:	d864      	bhi.n	80097dc <_scanf_float+0x11c>
 8009712:	2b40      	cmp	r3, #64	; 0x40
 8009714:	d83c      	bhi.n	8009790 <_scanf_float+0xd0>
 8009716:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800971a:	b2c8      	uxtb	r0, r1
 800971c:	280e      	cmp	r0, #14
 800971e:	d93a      	bls.n	8009796 <_scanf_float+0xd6>
 8009720:	f1b9 0f00 	cmp.w	r9, #0
 8009724:	d003      	beq.n	800972e <_scanf_float+0x6e>
 8009726:	6823      	ldr	r3, [r4, #0]
 8009728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800972c:	6023      	str	r3, [r4, #0]
 800972e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009732:	f1ba 0f01 	cmp.w	sl, #1
 8009736:	f200 8113 	bhi.w	8009960 <_scanf_float+0x2a0>
 800973a:	455e      	cmp	r6, fp
 800973c:	f200 8105 	bhi.w	800994a <_scanf_float+0x28a>
 8009740:	2501      	movs	r5, #1
 8009742:	4628      	mov	r0, r5
 8009744:	b007      	add	sp, #28
 8009746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800974a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800974e:	2a0d      	cmp	r2, #13
 8009750:	d8e6      	bhi.n	8009720 <_scanf_float+0x60>
 8009752:	a101      	add	r1, pc, #4	; (adr r1, 8009758 <_scanf_float+0x98>)
 8009754:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009758:	08009897 	.word	0x08009897
 800975c:	08009721 	.word	0x08009721
 8009760:	08009721 	.word	0x08009721
 8009764:	08009721 	.word	0x08009721
 8009768:	080098f7 	.word	0x080098f7
 800976c:	080098cf 	.word	0x080098cf
 8009770:	08009721 	.word	0x08009721
 8009774:	08009721 	.word	0x08009721
 8009778:	080098a5 	.word	0x080098a5
 800977c:	08009721 	.word	0x08009721
 8009780:	08009721 	.word	0x08009721
 8009784:	08009721 	.word	0x08009721
 8009788:	08009721 	.word	0x08009721
 800978c:	0800985d 	.word	0x0800985d
 8009790:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009794:	e7db      	b.n	800974e <_scanf_float+0x8e>
 8009796:	290e      	cmp	r1, #14
 8009798:	d8c2      	bhi.n	8009720 <_scanf_float+0x60>
 800979a:	a001      	add	r0, pc, #4	; (adr r0, 80097a0 <_scanf_float+0xe0>)
 800979c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80097a0:	0800984f 	.word	0x0800984f
 80097a4:	08009721 	.word	0x08009721
 80097a8:	0800984f 	.word	0x0800984f
 80097ac:	080098e3 	.word	0x080098e3
 80097b0:	08009721 	.word	0x08009721
 80097b4:	080097fd 	.word	0x080097fd
 80097b8:	08009839 	.word	0x08009839
 80097bc:	08009839 	.word	0x08009839
 80097c0:	08009839 	.word	0x08009839
 80097c4:	08009839 	.word	0x08009839
 80097c8:	08009839 	.word	0x08009839
 80097cc:	08009839 	.word	0x08009839
 80097d0:	08009839 	.word	0x08009839
 80097d4:	08009839 	.word	0x08009839
 80097d8:	08009839 	.word	0x08009839
 80097dc:	2b6e      	cmp	r3, #110	; 0x6e
 80097de:	d809      	bhi.n	80097f4 <_scanf_float+0x134>
 80097e0:	2b60      	cmp	r3, #96	; 0x60
 80097e2:	d8b2      	bhi.n	800974a <_scanf_float+0x8a>
 80097e4:	2b54      	cmp	r3, #84	; 0x54
 80097e6:	d077      	beq.n	80098d8 <_scanf_float+0x218>
 80097e8:	2b59      	cmp	r3, #89	; 0x59
 80097ea:	d199      	bne.n	8009720 <_scanf_float+0x60>
 80097ec:	2d07      	cmp	r5, #7
 80097ee:	d197      	bne.n	8009720 <_scanf_float+0x60>
 80097f0:	2508      	movs	r5, #8
 80097f2:	e029      	b.n	8009848 <_scanf_float+0x188>
 80097f4:	2b74      	cmp	r3, #116	; 0x74
 80097f6:	d06f      	beq.n	80098d8 <_scanf_float+0x218>
 80097f8:	2b79      	cmp	r3, #121	; 0x79
 80097fa:	e7f6      	b.n	80097ea <_scanf_float+0x12a>
 80097fc:	6821      	ldr	r1, [r4, #0]
 80097fe:	05c8      	lsls	r0, r1, #23
 8009800:	d51a      	bpl.n	8009838 <_scanf_float+0x178>
 8009802:	9b02      	ldr	r3, [sp, #8]
 8009804:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009808:	6021      	str	r1, [r4, #0]
 800980a:	f109 0901 	add.w	r9, r9, #1
 800980e:	b11b      	cbz	r3, 8009818 <_scanf_float+0x158>
 8009810:	3b01      	subs	r3, #1
 8009812:	3201      	adds	r2, #1
 8009814:	9302      	str	r3, [sp, #8]
 8009816:	60a2      	str	r2, [r4, #8]
 8009818:	68a3      	ldr	r3, [r4, #8]
 800981a:	3b01      	subs	r3, #1
 800981c:	60a3      	str	r3, [r4, #8]
 800981e:	6923      	ldr	r3, [r4, #16]
 8009820:	3301      	adds	r3, #1
 8009822:	6123      	str	r3, [r4, #16]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	3b01      	subs	r3, #1
 8009828:	2b00      	cmp	r3, #0
 800982a:	607b      	str	r3, [r7, #4]
 800982c:	f340 8084 	ble.w	8009938 <_scanf_float+0x278>
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	3301      	adds	r3, #1
 8009834:	603b      	str	r3, [r7, #0]
 8009836:	e766      	b.n	8009706 <_scanf_float+0x46>
 8009838:	eb1a 0f05 	cmn.w	sl, r5
 800983c:	f47f af70 	bne.w	8009720 <_scanf_float+0x60>
 8009840:	6822      	ldr	r2, [r4, #0]
 8009842:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009846:	6022      	str	r2, [r4, #0]
 8009848:	f806 3b01 	strb.w	r3, [r6], #1
 800984c:	e7e4      	b.n	8009818 <_scanf_float+0x158>
 800984e:	6822      	ldr	r2, [r4, #0]
 8009850:	0610      	lsls	r0, r2, #24
 8009852:	f57f af65 	bpl.w	8009720 <_scanf_float+0x60>
 8009856:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800985a:	e7f4      	b.n	8009846 <_scanf_float+0x186>
 800985c:	f1ba 0f00 	cmp.w	sl, #0
 8009860:	d10e      	bne.n	8009880 <_scanf_float+0x1c0>
 8009862:	f1b9 0f00 	cmp.w	r9, #0
 8009866:	d10e      	bne.n	8009886 <_scanf_float+0x1c6>
 8009868:	6822      	ldr	r2, [r4, #0]
 800986a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800986e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009872:	d108      	bne.n	8009886 <_scanf_float+0x1c6>
 8009874:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009878:	6022      	str	r2, [r4, #0]
 800987a:	f04f 0a01 	mov.w	sl, #1
 800987e:	e7e3      	b.n	8009848 <_scanf_float+0x188>
 8009880:	f1ba 0f02 	cmp.w	sl, #2
 8009884:	d055      	beq.n	8009932 <_scanf_float+0x272>
 8009886:	2d01      	cmp	r5, #1
 8009888:	d002      	beq.n	8009890 <_scanf_float+0x1d0>
 800988a:	2d04      	cmp	r5, #4
 800988c:	f47f af48 	bne.w	8009720 <_scanf_float+0x60>
 8009890:	3501      	adds	r5, #1
 8009892:	b2ed      	uxtb	r5, r5
 8009894:	e7d8      	b.n	8009848 <_scanf_float+0x188>
 8009896:	f1ba 0f01 	cmp.w	sl, #1
 800989a:	f47f af41 	bne.w	8009720 <_scanf_float+0x60>
 800989e:	f04f 0a02 	mov.w	sl, #2
 80098a2:	e7d1      	b.n	8009848 <_scanf_float+0x188>
 80098a4:	b97d      	cbnz	r5, 80098c6 <_scanf_float+0x206>
 80098a6:	f1b9 0f00 	cmp.w	r9, #0
 80098aa:	f47f af3c 	bne.w	8009726 <_scanf_float+0x66>
 80098ae:	6822      	ldr	r2, [r4, #0]
 80098b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80098b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80098b8:	f47f af39 	bne.w	800972e <_scanf_float+0x6e>
 80098bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80098c0:	6022      	str	r2, [r4, #0]
 80098c2:	2501      	movs	r5, #1
 80098c4:	e7c0      	b.n	8009848 <_scanf_float+0x188>
 80098c6:	2d03      	cmp	r5, #3
 80098c8:	d0e2      	beq.n	8009890 <_scanf_float+0x1d0>
 80098ca:	2d05      	cmp	r5, #5
 80098cc:	e7de      	b.n	800988c <_scanf_float+0x1cc>
 80098ce:	2d02      	cmp	r5, #2
 80098d0:	f47f af26 	bne.w	8009720 <_scanf_float+0x60>
 80098d4:	2503      	movs	r5, #3
 80098d6:	e7b7      	b.n	8009848 <_scanf_float+0x188>
 80098d8:	2d06      	cmp	r5, #6
 80098da:	f47f af21 	bne.w	8009720 <_scanf_float+0x60>
 80098de:	2507      	movs	r5, #7
 80098e0:	e7b2      	b.n	8009848 <_scanf_float+0x188>
 80098e2:	6822      	ldr	r2, [r4, #0]
 80098e4:	0591      	lsls	r1, r2, #22
 80098e6:	f57f af1b 	bpl.w	8009720 <_scanf_float+0x60>
 80098ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80098ee:	6022      	str	r2, [r4, #0]
 80098f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80098f4:	e7a8      	b.n	8009848 <_scanf_float+0x188>
 80098f6:	6822      	ldr	r2, [r4, #0]
 80098f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80098fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009900:	d006      	beq.n	8009910 <_scanf_float+0x250>
 8009902:	0550      	lsls	r0, r2, #21
 8009904:	f57f af0c 	bpl.w	8009720 <_scanf_float+0x60>
 8009908:	f1b9 0f00 	cmp.w	r9, #0
 800990c:	f43f af0f 	beq.w	800972e <_scanf_float+0x6e>
 8009910:	0591      	lsls	r1, r2, #22
 8009912:	bf58      	it	pl
 8009914:	9901      	ldrpl	r1, [sp, #4]
 8009916:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800991a:	bf58      	it	pl
 800991c:	eba9 0101 	subpl.w	r1, r9, r1
 8009920:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009924:	bf58      	it	pl
 8009926:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800992a:	6022      	str	r2, [r4, #0]
 800992c:	f04f 0900 	mov.w	r9, #0
 8009930:	e78a      	b.n	8009848 <_scanf_float+0x188>
 8009932:	f04f 0a03 	mov.w	sl, #3
 8009936:	e787      	b.n	8009848 <_scanf_float+0x188>
 8009938:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800993c:	4639      	mov	r1, r7
 800993e:	4640      	mov	r0, r8
 8009940:	4798      	blx	r3
 8009942:	2800      	cmp	r0, #0
 8009944:	f43f aedf 	beq.w	8009706 <_scanf_float+0x46>
 8009948:	e6ea      	b.n	8009720 <_scanf_float+0x60>
 800994a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800994e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009952:	463a      	mov	r2, r7
 8009954:	4640      	mov	r0, r8
 8009956:	4798      	blx	r3
 8009958:	6923      	ldr	r3, [r4, #16]
 800995a:	3b01      	subs	r3, #1
 800995c:	6123      	str	r3, [r4, #16]
 800995e:	e6ec      	b.n	800973a <_scanf_float+0x7a>
 8009960:	1e6b      	subs	r3, r5, #1
 8009962:	2b06      	cmp	r3, #6
 8009964:	d825      	bhi.n	80099b2 <_scanf_float+0x2f2>
 8009966:	2d02      	cmp	r5, #2
 8009968:	d836      	bhi.n	80099d8 <_scanf_float+0x318>
 800996a:	455e      	cmp	r6, fp
 800996c:	f67f aee8 	bls.w	8009740 <_scanf_float+0x80>
 8009970:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009974:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009978:	463a      	mov	r2, r7
 800997a:	4640      	mov	r0, r8
 800997c:	4798      	blx	r3
 800997e:	6923      	ldr	r3, [r4, #16]
 8009980:	3b01      	subs	r3, #1
 8009982:	6123      	str	r3, [r4, #16]
 8009984:	e7f1      	b.n	800996a <_scanf_float+0x2aa>
 8009986:	9802      	ldr	r0, [sp, #8]
 8009988:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800998c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009990:	9002      	str	r0, [sp, #8]
 8009992:	463a      	mov	r2, r7
 8009994:	4640      	mov	r0, r8
 8009996:	4798      	blx	r3
 8009998:	6923      	ldr	r3, [r4, #16]
 800999a:	3b01      	subs	r3, #1
 800999c:	6123      	str	r3, [r4, #16]
 800999e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80099a2:	fa5f fa8a 	uxtb.w	sl, sl
 80099a6:	f1ba 0f02 	cmp.w	sl, #2
 80099aa:	d1ec      	bne.n	8009986 <_scanf_float+0x2c6>
 80099ac:	3d03      	subs	r5, #3
 80099ae:	b2ed      	uxtb	r5, r5
 80099b0:	1b76      	subs	r6, r6, r5
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	05da      	lsls	r2, r3, #23
 80099b6:	d52f      	bpl.n	8009a18 <_scanf_float+0x358>
 80099b8:	055b      	lsls	r3, r3, #21
 80099ba:	d510      	bpl.n	80099de <_scanf_float+0x31e>
 80099bc:	455e      	cmp	r6, fp
 80099be:	f67f aebf 	bls.w	8009740 <_scanf_float+0x80>
 80099c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80099c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80099ca:	463a      	mov	r2, r7
 80099cc:	4640      	mov	r0, r8
 80099ce:	4798      	blx	r3
 80099d0:	6923      	ldr	r3, [r4, #16]
 80099d2:	3b01      	subs	r3, #1
 80099d4:	6123      	str	r3, [r4, #16]
 80099d6:	e7f1      	b.n	80099bc <_scanf_float+0x2fc>
 80099d8:	46aa      	mov	sl, r5
 80099da:	9602      	str	r6, [sp, #8]
 80099dc:	e7df      	b.n	800999e <_scanf_float+0x2de>
 80099de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80099e2:	6923      	ldr	r3, [r4, #16]
 80099e4:	2965      	cmp	r1, #101	; 0x65
 80099e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80099ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80099ee:	6123      	str	r3, [r4, #16]
 80099f0:	d00c      	beq.n	8009a0c <_scanf_float+0x34c>
 80099f2:	2945      	cmp	r1, #69	; 0x45
 80099f4:	d00a      	beq.n	8009a0c <_scanf_float+0x34c>
 80099f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80099fa:	463a      	mov	r2, r7
 80099fc:	4640      	mov	r0, r8
 80099fe:	4798      	blx	r3
 8009a00:	6923      	ldr	r3, [r4, #16]
 8009a02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009a06:	3b01      	subs	r3, #1
 8009a08:	1eb5      	subs	r5, r6, #2
 8009a0a:	6123      	str	r3, [r4, #16]
 8009a0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009a10:	463a      	mov	r2, r7
 8009a12:	4640      	mov	r0, r8
 8009a14:	4798      	blx	r3
 8009a16:	462e      	mov	r6, r5
 8009a18:	6825      	ldr	r5, [r4, #0]
 8009a1a:	f015 0510 	ands.w	r5, r5, #16
 8009a1e:	d159      	bne.n	8009ad4 <_scanf_float+0x414>
 8009a20:	7035      	strb	r5, [r6, #0]
 8009a22:	6823      	ldr	r3, [r4, #0]
 8009a24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a2c:	d11b      	bne.n	8009a66 <_scanf_float+0x3a6>
 8009a2e:	9b01      	ldr	r3, [sp, #4]
 8009a30:	454b      	cmp	r3, r9
 8009a32:	eba3 0209 	sub.w	r2, r3, r9
 8009a36:	d123      	bne.n	8009a80 <_scanf_float+0x3c0>
 8009a38:	2200      	movs	r2, #0
 8009a3a:	4659      	mov	r1, fp
 8009a3c:	4640      	mov	r0, r8
 8009a3e:	f000 ff25 	bl	800a88c <_strtod_r>
 8009a42:	6822      	ldr	r2, [r4, #0]
 8009a44:	9b03      	ldr	r3, [sp, #12]
 8009a46:	f012 0f02 	tst.w	r2, #2
 8009a4a:	ec57 6b10 	vmov	r6, r7, d0
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	d021      	beq.n	8009a96 <_scanf_float+0x3d6>
 8009a52:	9903      	ldr	r1, [sp, #12]
 8009a54:	1d1a      	adds	r2, r3, #4
 8009a56:	600a      	str	r2, [r1, #0]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	e9c3 6700 	strd	r6, r7, [r3]
 8009a5e:	68e3      	ldr	r3, [r4, #12]
 8009a60:	3301      	adds	r3, #1
 8009a62:	60e3      	str	r3, [r4, #12]
 8009a64:	e66d      	b.n	8009742 <_scanf_float+0x82>
 8009a66:	9b04      	ldr	r3, [sp, #16]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d0e5      	beq.n	8009a38 <_scanf_float+0x378>
 8009a6c:	9905      	ldr	r1, [sp, #20]
 8009a6e:	230a      	movs	r3, #10
 8009a70:	462a      	mov	r2, r5
 8009a72:	3101      	adds	r1, #1
 8009a74:	4640      	mov	r0, r8
 8009a76:	f000 ff91 	bl	800a99c <_strtol_r>
 8009a7a:	9b04      	ldr	r3, [sp, #16]
 8009a7c:	9e05      	ldr	r6, [sp, #20]
 8009a7e:	1ac2      	subs	r2, r0, r3
 8009a80:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009a84:	429e      	cmp	r6, r3
 8009a86:	bf28      	it	cs
 8009a88:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009a8c:	4912      	ldr	r1, [pc, #72]	; (8009ad8 <_scanf_float+0x418>)
 8009a8e:	4630      	mov	r0, r6
 8009a90:	f000 f8ba 	bl	8009c08 <siprintf>
 8009a94:	e7d0      	b.n	8009a38 <_scanf_float+0x378>
 8009a96:	9903      	ldr	r1, [sp, #12]
 8009a98:	f012 0f04 	tst.w	r2, #4
 8009a9c:	f103 0204 	add.w	r2, r3, #4
 8009aa0:	600a      	str	r2, [r1, #0]
 8009aa2:	d1d9      	bne.n	8009a58 <_scanf_float+0x398>
 8009aa4:	f8d3 8000 	ldr.w	r8, [r3]
 8009aa8:	ee10 2a10 	vmov	r2, s0
 8009aac:	ee10 0a10 	vmov	r0, s0
 8009ab0:	463b      	mov	r3, r7
 8009ab2:	4639      	mov	r1, r7
 8009ab4:	f7f7 f83a 	bl	8000b2c <__aeabi_dcmpun>
 8009ab8:	b128      	cbz	r0, 8009ac6 <_scanf_float+0x406>
 8009aba:	4808      	ldr	r0, [pc, #32]	; (8009adc <_scanf_float+0x41c>)
 8009abc:	f000 f89e 	bl	8009bfc <nanf>
 8009ac0:	ed88 0a00 	vstr	s0, [r8]
 8009ac4:	e7cb      	b.n	8009a5e <_scanf_float+0x39e>
 8009ac6:	4630      	mov	r0, r6
 8009ac8:	4639      	mov	r1, r7
 8009aca:	f7f7 f88d 	bl	8000be8 <__aeabi_d2f>
 8009ace:	f8c8 0000 	str.w	r0, [r8]
 8009ad2:	e7c4      	b.n	8009a5e <_scanf_float+0x39e>
 8009ad4:	2500      	movs	r5, #0
 8009ad6:	e634      	b.n	8009742 <_scanf_float+0x82>
 8009ad8:	0800db44 	.word	0x0800db44
 8009adc:	0800dfb8 	.word	0x0800dfb8

08009ae0 <iprintf>:
 8009ae0:	b40f      	push	{r0, r1, r2, r3}
 8009ae2:	4b0a      	ldr	r3, [pc, #40]	; (8009b0c <iprintf+0x2c>)
 8009ae4:	b513      	push	{r0, r1, r4, lr}
 8009ae6:	681c      	ldr	r4, [r3, #0]
 8009ae8:	b124      	cbz	r4, 8009af4 <iprintf+0x14>
 8009aea:	69a3      	ldr	r3, [r4, #24]
 8009aec:	b913      	cbnz	r3, 8009af4 <iprintf+0x14>
 8009aee:	4620      	mov	r0, r4
 8009af0:	f001 ffe6 	bl	800bac0 <__sinit>
 8009af4:	ab05      	add	r3, sp, #20
 8009af6:	9a04      	ldr	r2, [sp, #16]
 8009af8:	68a1      	ldr	r1, [r4, #8]
 8009afa:	9301      	str	r3, [sp, #4]
 8009afc:	4620      	mov	r0, r4
 8009afe:	f003 fbaf 	bl	800d260 <_vfiprintf_r>
 8009b02:	b002      	add	sp, #8
 8009b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b08:	b004      	add	sp, #16
 8009b0a:	4770      	bx	lr
 8009b0c:	20000668 	.word	0x20000668

08009b10 <_puts_r>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	460e      	mov	r6, r1
 8009b14:	4605      	mov	r5, r0
 8009b16:	b118      	cbz	r0, 8009b20 <_puts_r+0x10>
 8009b18:	6983      	ldr	r3, [r0, #24]
 8009b1a:	b90b      	cbnz	r3, 8009b20 <_puts_r+0x10>
 8009b1c:	f001 ffd0 	bl	800bac0 <__sinit>
 8009b20:	69ab      	ldr	r3, [r5, #24]
 8009b22:	68ac      	ldr	r4, [r5, #8]
 8009b24:	b913      	cbnz	r3, 8009b2c <_puts_r+0x1c>
 8009b26:	4628      	mov	r0, r5
 8009b28:	f001 ffca 	bl	800bac0 <__sinit>
 8009b2c:	4b2c      	ldr	r3, [pc, #176]	; (8009be0 <_puts_r+0xd0>)
 8009b2e:	429c      	cmp	r4, r3
 8009b30:	d120      	bne.n	8009b74 <_puts_r+0x64>
 8009b32:	686c      	ldr	r4, [r5, #4]
 8009b34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b36:	07db      	lsls	r3, r3, #31
 8009b38:	d405      	bmi.n	8009b46 <_puts_r+0x36>
 8009b3a:	89a3      	ldrh	r3, [r4, #12]
 8009b3c:	0598      	lsls	r0, r3, #22
 8009b3e:	d402      	bmi.n	8009b46 <_puts_r+0x36>
 8009b40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b42:	f002 fbce 	bl	800c2e2 <__retarget_lock_acquire_recursive>
 8009b46:	89a3      	ldrh	r3, [r4, #12]
 8009b48:	0719      	lsls	r1, r3, #28
 8009b4a:	d51d      	bpl.n	8009b88 <_puts_r+0x78>
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	b1db      	cbz	r3, 8009b88 <_puts_r+0x78>
 8009b50:	3e01      	subs	r6, #1
 8009b52:	68a3      	ldr	r3, [r4, #8]
 8009b54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009b58:	3b01      	subs	r3, #1
 8009b5a:	60a3      	str	r3, [r4, #8]
 8009b5c:	bb39      	cbnz	r1, 8009bae <_puts_r+0x9e>
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	da38      	bge.n	8009bd4 <_puts_r+0xc4>
 8009b62:	4622      	mov	r2, r4
 8009b64:	210a      	movs	r1, #10
 8009b66:	4628      	mov	r0, r5
 8009b68:	f000 ff54 	bl	800aa14 <__swbuf_r>
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	d011      	beq.n	8009b94 <_puts_r+0x84>
 8009b70:	250a      	movs	r5, #10
 8009b72:	e011      	b.n	8009b98 <_puts_r+0x88>
 8009b74:	4b1b      	ldr	r3, [pc, #108]	; (8009be4 <_puts_r+0xd4>)
 8009b76:	429c      	cmp	r4, r3
 8009b78:	d101      	bne.n	8009b7e <_puts_r+0x6e>
 8009b7a:	68ac      	ldr	r4, [r5, #8]
 8009b7c:	e7da      	b.n	8009b34 <_puts_r+0x24>
 8009b7e:	4b1a      	ldr	r3, [pc, #104]	; (8009be8 <_puts_r+0xd8>)
 8009b80:	429c      	cmp	r4, r3
 8009b82:	bf08      	it	eq
 8009b84:	68ec      	ldreq	r4, [r5, #12]
 8009b86:	e7d5      	b.n	8009b34 <_puts_r+0x24>
 8009b88:	4621      	mov	r1, r4
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	f000 ff94 	bl	800aab8 <__swsetup_r>
 8009b90:	2800      	cmp	r0, #0
 8009b92:	d0dd      	beq.n	8009b50 <_puts_r+0x40>
 8009b94:	f04f 35ff 	mov.w	r5, #4294967295
 8009b98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b9a:	07da      	lsls	r2, r3, #31
 8009b9c:	d405      	bmi.n	8009baa <_puts_r+0x9a>
 8009b9e:	89a3      	ldrh	r3, [r4, #12]
 8009ba0:	059b      	lsls	r3, r3, #22
 8009ba2:	d402      	bmi.n	8009baa <_puts_r+0x9a>
 8009ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ba6:	f002 fb9d 	bl	800c2e4 <__retarget_lock_release_recursive>
 8009baa:	4628      	mov	r0, r5
 8009bac:	bd70      	pop	{r4, r5, r6, pc}
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	da04      	bge.n	8009bbc <_puts_r+0xac>
 8009bb2:	69a2      	ldr	r2, [r4, #24]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	dc06      	bgt.n	8009bc6 <_puts_r+0xb6>
 8009bb8:	290a      	cmp	r1, #10
 8009bba:	d004      	beq.n	8009bc6 <_puts_r+0xb6>
 8009bbc:	6823      	ldr	r3, [r4, #0]
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	6022      	str	r2, [r4, #0]
 8009bc2:	7019      	strb	r1, [r3, #0]
 8009bc4:	e7c5      	b.n	8009b52 <_puts_r+0x42>
 8009bc6:	4622      	mov	r2, r4
 8009bc8:	4628      	mov	r0, r5
 8009bca:	f000 ff23 	bl	800aa14 <__swbuf_r>
 8009bce:	3001      	adds	r0, #1
 8009bd0:	d1bf      	bne.n	8009b52 <_puts_r+0x42>
 8009bd2:	e7df      	b.n	8009b94 <_puts_r+0x84>
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	250a      	movs	r5, #10
 8009bd8:	1c5a      	adds	r2, r3, #1
 8009bda:	6022      	str	r2, [r4, #0]
 8009bdc:	701d      	strb	r5, [r3, #0]
 8009bde:	e7db      	b.n	8009b98 <_puts_r+0x88>
 8009be0:	0800dd54 	.word	0x0800dd54
 8009be4:	0800dd74 	.word	0x0800dd74
 8009be8:	0800dd34 	.word	0x0800dd34

08009bec <puts>:
 8009bec:	4b02      	ldr	r3, [pc, #8]	; (8009bf8 <puts+0xc>)
 8009bee:	4601      	mov	r1, r0
 8009bf0:	6818      	ldr	r0, [r3, #0]
 8009bf2:	f7ff bf8d 	b.w	8009b10 <_puts_r>
 8009bf6:	bf00      	nop
 8009bf8:	20000668 	.word	0x20000668

08009bfc <nanf>:
 8009bfc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009c04 <nanf+0x8>
 8009c00:	4770      	bx	lr
 8009c02:	bf00      	nop
 8009c04:	7fc00000 	.word	0x7fc00000

08009c08 <siprintf>:
 8009c08:	b40e      	push	{r1, r2, r3}
 8009c0a:	b500      	push	{lr}
 8009c0c:	b09c      	sub	sp, #112	; 0x70
 8009c0e:	ab1d      	add	r3, sp, #116	; 0x74
 8009c10:	9002      	str	r0, [sp, #8]
 8009c12:	9006      	str	r0, [sp, #24]
 8009c14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c18:	4809      	ldr	r0, [pc, #36]	; (8009c40 <siprintf+0x38>)
 8009c1a:	9107      	str	r1, [sp, #28]
 8009c1c:	9104      	str	r1, [sp, #16]
 8009c1e:	4909      	ldr	r1, [pc, #36]	; (8009c44 <siprintf+0x3c>)
 8009c20:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c24:	9105      	str	r1, [sp, #20]
 8009c26:	6800      	ldr	r0, [r0, #0]
 8009c28:	9301      	str	r3, [sp, #4]
 8009c2a:	a902      	add	r1, sp, #8
 8009c2c:	f003 f9ee 	bl	800d00c <_svfiprintf_r>
 8009c30:	9b02      	ldr	r3, [sp, #8]
 8009c32:	2200      	movs	r2, #0
 8009c34:	701a      	strb	r2, [r3, #0]
 8009c36:	b01c      	add	sp, #112	; 0x70
 8009c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c3c:	b003      	add	sp, #12
 8009c3e:	4770      	bx	lr
 8009c40:	20000668 	.word	0x20000668
 8009c44:	ffff0208 	.word	0xffff0208

08009c48 <sulp>:
 8009c48:	b570      	push	{r4, r5, r6, lr}
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	460d      	mov	r5, r1
 8009c4e:	ec45 4b10 	vmov	d0, r4, r5
 8009c52:	4616      	mov	r6, r2
 8009c54:	f002 ff38 	bl	800cac8 <__ulp>
 8009c58:	ec51 0b10 	vmov	r0, r1, d0
 8009c5c:	b17e      	cbz	r6, 8009c7e <sulp+0x36>
 8009c5e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009c62:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	dd09      	ble.n	8009c7e <sulp+0x36>
 8009c6a:	051b      	lsls	r3, r3, #20
 8009c6c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009c70:	2400      	movs	r4, #0
 8009c72:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009c76:	4622      	mov	r2, r4
 8009c78:	462b      	mov	r3, r5
 8009c7a:	f7f6 fcbd 	bl	80005f8 <__aeabi_dmul>
 8009c7e:	bd70      	pop	{r4, r5, r6, pc}

08009c80 <_strtod_l>:
 8009c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c84:	ed2d 8b02 	vpush	{d8}
 8009c88:	b09d      	sub	sp, #116	; 0x74
 8009c8a:	461f      	mov	r7, r3
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	9318      	str	r3, [sp, #96]	; 0x60
 8009c90:	4ba2      	ldr	r3, [pc, #648]	; (8009f1c <_strtod_l+0x29c>)
 8009c92:	9213      	str	r2, [sp, #76]	; 0x4c
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	9305      	str	r3, [sp, #20]
 8009c98:	4604      	mov	r4, r0
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	4688      	mov	r8, r1
 8009c9e:	f7f6 fa97 	bl	80001d0 <strlen>
 8009ca2:	f04f 0a00 	mov.w	sl, #0
 8009ca6:	4605      	mov	r5, r0
 8009ca8:	f04f 0b00 	mov.w	fp, #0
 8009cac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009cb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cb2:	781a      	ldrb	r2, [r3, #0]
 8009cb4:	2a2b      	cmp	r2, #43	; 0x2b
 8009cb6:	d04e      	beq.n	8009d56 <_strtod_l+0xd6>
 8009cb8:	d83b      	bhi.n	8009d32 <_strtod_l+0xb2>
 8009cba:	2a0d      	cmp	r2, #13
 8009cbc:	d834      	bhi.n	8009d28 <_strtod_l+0xa8>
 8009cbe:	2a08      	cmp	r2, #8
 8009cc0:	d834      	bhi.n	8009d2c <_strtod_l+0xac>
 8009cc2:	2a00      	cmp	r2, #0
 8009cc4:	d03e      	beq.n	8009d44 <_strtod_l+0xc4>
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	930a      	str	r3, [sp, #40]	; 0x28
 8009cca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009ccc:	7833      	ldrb	r3, [r6, #0]
 8009cce:	2b30      	cmp	r3, #48	; 0x30
 8009cd0:	f040 80b0 	bne.w	8009e34 <_strtod_l+0x1b4>
 8009cd4:	7873      	ldrb	r3, [r6, #1]
 8009cd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009cda:	2b58      	cmp	r3, #88	; 0x58
 8009cdc:	d168      	bne.n	8009db0 <_strtod_l+0x130>
 8009cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ce0:	9301      	str	r3, [sp, #4]
 8009ce2:	ab18      	add	r3, sp, #96	; 0x60
 8009ce4:	9702      	str	r7, [sp, #8]
 8009ce6:	9300      	str	r3, [sp, #0]
 8009ce8:	4a8d      	ldr	r2, [pc, #564]	; (8009f20 <_strtod_l+0x2a0>)
 8009cea:	ab19      	add	r3, sp, #100	; 0x64
 8009cec:	a917      	add	r1, sp, #92	; 0x5c
 8009cee:	4620      	mov	r0, r4
 8009cf0:	f001 ffea 	bl	800bcc8 <__gethex>
 8009cf4:	f010 0707 	ands.w	r7, r0, #7
 8009cf8:	4605      	mov	r5, r0
 8009cfa:	d005      	beq.n	8009d08 <_strtod_l+0x88>
 8009cfc:	2f06      	cmp	r7, #6
 8009cfe:	d12c      	bne.n	8009d5a <_strtod_l+0xda>
 8009d00:	3601      	adds	r6, #1
 8009d02:	2300      	movs	r3, #0
 8009d04:	9617      	str	r6, [sp, #92]	; 0x5c
 8009d06:	930a      	str	r3, [sp, #40]	; 0x28
 8009d08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f040 8590 	bne.w	800a830 <_strtod_l+0xbb0>
 8009d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d12:	b1eb      	cbz	r3, 8009d50 <_strtod_l+0xd0>
 8009d14:	4652      	mov	r2, sl
 8009d16:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009d1a:	ec43 2b10 	vmov	d0, r2, r3
 8009d1e:	b01d      	add	sp, #116	; 0x74
 8009d20:	ecbd 8b02 	vpop	{d8}
 8009d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d28:	2a20      	cmp	r2, #32
 8009d2a:	d1cc      	bne.n	8009cc6 <_strtod_l+0x46>
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d30:	e7be      	b.n	8009cb0 <_strtod_l+0x30>
 8009d32:	2a2d      	cmp	r2, #45	; 0x2d
 8009d34:	d1c7      	bne.n	8009cc6 <_strtod_l+0x46>
 8009d36:	2201      	movs	r2, #1
 8009d38:	920a      	str	r2, [sp, #40]	; 0x28
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d3e:	785b      	ldrb	r3, [r3, #1]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1c2      	bne.n	8009cca <_strtod_l+0x4a>
 8009d44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d46:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f040 856e 	bne.w	800a82c <_strtod_l+0xbac>
 8009d50:	4652      	mov	r2, sl
 8009d52:	465b      	mov	r3, fp
 8009d54:	e7e1      	b.n	8009d1a <_strtod_l+0x9a>
 8009d56:	2200      	movs	r2, #0
 8009d58:	e7ee      	b.n	8009d38 <_strtod_l+0xb8>
 8009d5a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009d5c:	b13a      	cbz	r2, 8009d6e <_strtod_l+0xee>
 8009d5e:	2135      	movs	r1, #53	; 0x35
 8009d60:	a81a      	add	r0, sp, #104	; 0x68
 8009d62:	f002 ffbc 	bl	800ccde <__copybits>
 8009d66:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d68:	4620      	mov	r0, r4
 8009d6a:	f002 fb7b 	bl	800c464 <_Bfree>
 8009d6e:	3f01      	subs	r7, #1
 8009d70:	2f04      	cmp	r7, #4
 8009d72:	d806      	bhi.n	8009d82 <_strtod_l+0x102>
 8009d74:	e8df f007 	tbb	[pc, r7]
 8009d78:	1714030a 	.word	0x1714030a
 8009d7c:	0a          	.byte	0x0a
 8009d7d:	00          	.byte	0x00
 8009d7e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009d82:	0728      	lsls	r0, r5, #28
 8009d84:	d5c0      	bpl.n	8009d08 <_strtod_l+0x88>
 8009d86:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009d8a:	e7bd      	b.n	8009d08 <_strtod_l+0x88>
 8009d8c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009d90:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009d92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009d96:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009d9a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009d9e:	e7f0      	b.n	8009d82 <_strtod_l+0x102>
 8009da0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009f24 <_strtod_l+0x2a4>
 8009da4:	e7ed      	b.n	8009d82 <_strtod_l+0x102>
 8009da6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009daa:	f04f 3aff 	mov.w	sl, #4294967295
 8009dae:	e7e8      	b.n	8009d82 <_strtod_l+0x102>
 8009db0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009db2:	1c5a      	adds	r2, r3, #1
 8009db4:	9217      	str	r2, [sp, #92]	; 0x5c
 8009db6:	785b      	ldrb	r3, [r3, #1]
 8009db8:	2b30      	cmp	r3, #48	; 0x30
 8009dba:	d0f9      	beq.n	8009db0 <_strtod_l+0x130>
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d0a3      	beq.n	8009d08 <_strtod_l+0x88>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	f04f 0900 	mov.w	r9, #0
 8009dc6:	9304      	str	r3, [sp, #16]
 8009dc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dca:	9308      	str	r3, [sp, #32]
 8009dcc:	f8cd 901c 	str.w	r9, [sp, #28]
 8009dd0:	464f      	mov	r7, r9
 8009dd2:	220a      	movs	r2, #10
 8009dd4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009dd6:	7806      	ldrb	r6, [r0, #0]
 8009dd8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009ddc:	b2d9      	uxtb	r1, r3
 8009dde:	2909      	cmp	r1, #9
 8009de0:	d92a      	bls.n	8009e38 <_strtod_l+0x1b8>
 8009de2:	9905      	ldr	r1, [sp, #20]
 8009de4:	462a      	mov	r2, r5
 8009de6:	f003 fbc6 	bl	800d576 <strncmp>
 8009dea:	b398      	cbz	r0, 8009e54 <_strtod_l+0x1d4>
 8009dec:	2000      	movs	r0, #0
 8009dee:	4632      	mov	r2, r6
 8009df0:	463d      	mov	r5, r7
 8009df2:	9005      	str	r0, [sp, #20]
 8009df4:	4603      	mov	r3, r0
 8009df6:	2a65      	cmp	r2, #101	; 0x65
 8009df8:	d001      	beq.n	8009dfe <_strtod_l+0x17e>
 8009dfa:	2a45      	cmp	r2, #69	; 0x45
 8009dfc:	d118      	bne.n	8009e30 <_strtod_l+0x1b0>
 8009dfe:	b91d      	cbnz	r5, 8009e08 <_strtod_l+0x188>
 8009e00:	9a04      	ldr	r2, [sp, #16]
 8009e02:	4302      	orrs	r2, r0
 8009e04:	d09e      	beq.n	8009d44 <_strtod_l+0xc4>
 8009e06:	2500      	movs	r5, #0
 8009e08:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009e0c:	f108 0201 	add.w	r2, r8, #1
 8009e10:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e12:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009e16:	2a2b      	cmp	r2, #43	; 0x2b
 8009e18:	d075      	beq.n	8009f06 <_strtod_l+0x286>
 8009e1a:	2a2d      	cmp	r2, #45	; 0x2d
 8009e1c:	d07b      	beq.n	8009f16 <_strtod_l+0x296>
 8009e1e:	f04f 0c00 	mov.w	ip, #0
 8009e22:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009e26:	2909      	cmp	r1, #9
 8009e28:	f240 8082 	bls.w	8009f30 <_strtod_l+0x2b0>
 8009e2c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009e30:	2600      	movs	r6, #0
 8009e32:	e09d      	b.n	8009f70 <_strtod_l+0x2f0>
 8009e34:	2300      	movs	r3, #0
 8009e36:	e7c4      	b.n	8009dc2 <_strtod_l+0x142>
 8009e38:	2f08      	cmp	r7, #8
 8009e3a:	bfd8      	it	le
 8009e3c:	9907      	ldrle	r1, [sp, #28]
 8009e3e:	f100 0001 	add.w	r0, r0, #1
 8009e42:	bfda      	itte	le
 8009e44:	fb02 3301 	mlale	r3, r2, r1, r3
 8009e48:	9307      	strle	r3, [sp, #28]
 8009e4a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009e4e:	3701      	adds	r7, #1
 8009e50:	9017      	str	r0, [sp, #92]	; 0x5c
 8009e52:	e7bf      	b.n	8009dd4 <_strtod_l+0x154>
 8009e54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e56:	195a      	adds	r2, r3, r5
 8009e58:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e5a:	5d5a      	ldrb	r2, [r3, r5]
 8009e5c:	2f00      	cmp	r7, #0
 8009e5e:	d037      	beq.n	8009ed0 <_strtod_l+0x250>
 8009e60:	9005      	str	r0, [sp, #20]
 8009e62:	463d      	mov	r5, r7
 8009e64:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009e68:	2b09      	cmp	r3, #9
 8009e6a:	d912      	bls.n	8009e92 <_strtod_l+0x212>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	e7c2      	b.n	8009df6 <_strtod_l+0x176>
 8009e70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e72:	1c5a      	adds	r2, r3, #1
 8009e74:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e76:	785a      	ldrb	r2, [r3, #1]
 8009e78:	3001      	adds	r0, #1
 8009e7a:	2a30      	cmp	r2, #48	; 0x30
 8009e7c:	d0f8      	beq.n	8009e70 <_strtod_l+0x1f0>
 8009e7e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009e82:	2b08      	cmp	r3, #8
 8009e84:	f200 84d9 	bhi.w	800a83a <_strtod_l+0xbba>
 8009e88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e8a:	9005      	str	r0, [sp, #20]
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	9308      	str	r3, [sp, #32]
 8009e90:	4605      	mov	r5, r0
 8009e92:	3a30      	subs	r2, #48	; 0x30
 8009e94:	f100 0301 	add.w	r3, r0, #1
 8009e98:	d014      	beq.n	8009ec4 <_strtod_l+0x244>
 8009e9a:	9905      	ldr	r1, [sp, #20]
 8009e9c:	4419      	add	r1, r3
 8009e9e:	9105      	str	r1, [sp, #20]
 8009ea0:	462b      	mov	r3, r5
 8009ea2:	eb00 0e05 	add.w	lr, r0, r5
 8009ea6:	210a      	movs	r1, #10
 8009ea8:	4573      	cmp	r3, lr
 8009eaa:	d113      	bne.n	8009ed4 <_strtod_l+0x254>
 8009eac:	182b      	adds	r3, r5, r0
 8009eae:	2b08      	cmp	r3, #8
 8009eb0:	f105 0501 	add.w	r5, r5, #1
 8009eb4:	4405      	add	r5, r0
 8009eb6:	dc1c      	bgt.n	8009ef2 <_strtod_l+0x272>
 8009eb8:	9907      	ldr	r1, [sp, #28]
 8009eba:	230a      	movs	r3, #10
 8009ebc:	fb03 2301 	mla	r3, r3, r1, r2
 8009ec0:	9307      	str	r3, [sp, #28]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ec6:	1c51      	adds	r1, r2, #1
 8009ec8:	9117      	str	r1, [sp, #92]	; 0x5c
 8009eca:	7852      	ldrb	r2, [r2, #1]
 8009ecc:	4618      	mov	r0, r3
 8009ece:	e7c9      	b.n	8009e64 <_strtod_l+0x1e4>
 8009ed0:	4638      	mov	r0, r7
 8009ed2:	e7d2      	b.n	8009e7a <_strtod_l+0x1fa>
 8009ed4:	2b08      	cmp	r3, #8
 8009ed6:	dc04      	bgt.n	8009ee2 <_strtod_l+0x262>
 8009ed8:	9e07      	ldr	r6, [sp, #28]
 8009eda:	434e      	muls	r6, r1
 8009edc:	9607      	str	r6, [sp, #28]
 8009ede:	3301      	adds	r3, #1
 8009ee0:	e7e2      	b.n	8009ea8 <_strtod_l+0x228>
 8009ee2:	f103 0c01 	add.w	ip, r3, #1
 8009ee6:	f1bc 0f10 	cmp.w	ip, #16
 8009eea:	bfd8      	it	le
 8009eec:	fb01 f909 	mulle.w	r9, r1, r9
 8009ef0:	e7f5      	b.n	8009ede <_strtod_l+0x25e>
 8009ef2:	2d10      	cmp	r5, #16
 8009ef4:	bfdc      	itt	le
 8009ef6:	230a      	movle	r3, #10
 8009ef8:	fb03 2909 	mlale	r9, r3, r9, r2
 8009efc:	e7e1      	b.n	8009ec2 <_strtod_l+0x242>
 8009efe:	2300      	movs	r3, #0
 8009f00:	9305      	str	r3, [sp, #20]
 8009f02:	2301      	movs	r3, #1
 8009f04:	e77c      	b.n	8009e00 <_strtod_l+0x180>
 8009f06:	f04f 0c00 	mov.w	ip, #0
 8009f0a:	f108 0202 	add.w	r2, r8, #2
 8009f0e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009f10:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009f14:	e785      	b.n	8009e22 <_strtod_l+0x1a2>
 8009f16:	f04f 0c01 	mov.w	ip, #1
 8009f1a:	e7f6      	b.n	8009f0a <_strtod_l+0x28a>
 8009f1c:	0800ddfc 	.word	0x0800ddfc
 8009f20:	0800db4c 	.word	0x0800db4c
 8009f24:	7ff00000 	.word	0x7ff00000
 8009f28:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f2a:	1c51      	adds	r1, r2, #1
 8009f2c:	9117      	str	r1, [sp, #92]	; 0x5c
 8009f2e:	7852      	ldrb	r2, [r2, #1]
 8009f30:	2a30      	cmp	r2, #48	; 0x30
 8009f32:	d0f9      	beq.n	8009f28 <_strtod_l+0x2a8>
 8009f34:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009f38:	2908      	cmp	r1, #8
 8009f3a:	f63f af79 	bhi.w	8009e30 <_strtod_l+0x1b0>
 8009f3e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009f42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f44:	9206      	str	r2, [sp, #24]
 8009f46:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f48:	1c51      	adds	r1, r2, #1
 8009f4a:	9117      	str	r1, [sp, #92]	; 0x5c
 8009f4c:	7852      	ldrb	r2, [r2, #1]
 8009f4e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009f52:	2e09      	cmp	r6, #9
 8009f54:	d937      	bls.n	8009fc6 <_strtod_l+0x346>
 8009f56:	9e06      	ldr	r6, [sp, #24]
 8009f58:	1b89      	subs	r1, r1, r6
 8009f5a:	2908      	cmp	r1, #8
 8009f5c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009f60:	dc02      	bgt.n	8009f68 <_strtod_l+0x2e8>
 8009f62:	4576      	cmp	r6, lr
 8009f64:	bfa8      	it	ge
 8009f66:	4676      	movge	r6, lr
 8009f68:	f1bc 0f00 	cmp.w	ip, #0
 8009f6c:	d000      	beq.n	8009f70 <_strtod_l+0x2f0>
 8009f6e:	4276      	negs	r6, r6
 8009f70:	2d00      	cmp	r5, #0
 8009f72:	d14d      	bne.n	800a010 <_strtod_l+0x390>
 8009f74:	9904      	ldr	r1, [sp, #16]
 8009f76:	4301      	orrs	r1, r0
 8009f78:	f47f aec6 	bne.w	8009d08 <_strtod_l+0x88>
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f47f aee1 	bne.w	8009d44 <_strtod_l+0xc4>
 8009f82:	2a69      	cmp	r2, #105	; 0x69
 8009f84:	d027      	beq.n	8009fd6 <_strtod_l+0x356>
 8009f86:	dc24      	bgt.n	8009fd2 <_strtod_l+0x352>
 8009f88:	2a49      	cmp	r2, #73	; 0x49
 8009f8a:	d024      	beq.n	8009fd6 <_strtod_l+0x356>
 8009f8c:	2a4e      	cmp	r2, #78	; 0x4e
 8009f8e:	f47f aed9 	bne.w	8009d44 <_strtod_l+0xc4>
 8009f92:	499f      	ldr	r1, [pc, #636]	; (800a210 <_strtod_l+0x590>)
 8009f94:	a817      	add	r0, sp, #92	; 0x5c
 8009f96:	f002 f8ef 	bl	800c178 <__match>
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	f43f aed2 	beq.w	8009d44 <_strtod_l+0xc4>
 8009fa0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	2b28      	cmp	r3, #40	; 0x28
 8009fa6:	d12d      	bne.n	800a004 <_strtod_l+0x384>
 8009fa8:	499a      	ldr	r1, [pc, #616]	; (800a214 <_strtod_l+0x594>)
 8009faa:	aa1a      	add	r2, sp, #104	; 0x68
 8009fac:	a817      	add	r0, sp, #92	; 0x5c
 8009fae:	f002 f8f7 	bl	800c1a0 <__hexnan>
 8009fb2:	2805      	cmp	r0, #5
 8009fb4:	d126      	bne.n	800a004 <_strtod_l+0x384>
 8009fb6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009fb8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009fbc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009fc0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009fc4:	e6a0      	b.n	8009d08 <_strtod_l+0x88>
 8009fc6:	210a      	movs	r1, #10
 8009fc8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009fcc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009fd0:	e7b9      	b.n	8009f46 <_strtod_l+0x2c6>
 8009fd2:	2a6e      	cmp	r2, #110	; 0x6e
 8009fd4:	e7db      	b.n	8009f8e <_strtod_l+0x30e>
 8009fd6:	4990      	ldr	r1, [pc, #576]	; (800a218 <_strtod_l+0x598>)
 8009fd8:	a817      	add	r0, sp, #92	; 0x5c
 8009fda:	f002 f8cd 	bl	800c178 <__match>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	f43f aeb0 	beq.w	8009d44 <_strtod_l+0xc4>
 8009fe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009fe6:	498d      	ldr	r1, [pc, #564]	; (800a21c <_strtod_l+0x59c>)
 8009fe8:	3b01      	subs	r3, #1
 8009fea:	a817      	add	r0, sp, #92	; 0x5c
 8009fec:	9317      	str	r3, [sp, #92]	; 0x5c
 8009fee:	f002 f8c3 	bl	800c178 <__match>
 8009ff2:	b910      	cbnz	r0, 8009ffa <_strtod_l+0x37a>
 8009ff4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ffa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a22c <_strtod_l+0x5ac>
 8009ffe:	f04f 0a00 	mov.w	sl, #0
 800a002:	e681      	b.n	8009d08 <_strtod_l+0x88>
 800a004:	4886      	ldr	r0, [pc, #536]	; (800a220 <_strtod_l+0x5a0>)
 800a006:	f003 fa5b 	bl	800d4c0 <nan>
 800a00a:	ec5b ab10 	vmov	sl, fp, d0
 800a00e:	e67b      	b.n	8009d08 <_strtod_l+0x88>
 800a010:	9b05      	ldr	r3, [sp, #20]
 800a012:	9807      	ldr	r0, [sp, #28]
 800a014:	1af3      	subs	r3, r6, r3
 800a016:	2f00      	cmp	r7, #0
 800a018:	bf08      	it	eq
 800a01a:	462f      	moveq	r7, r5
 800a01c:	2d10      	cmp	r5, #16
 800a01e:	9306      	str	r3, [sp, #24]
 800a020:	46a8      	mov	r8, r5
 800a022:	bfa8      	it	ge
 800a024:	f04f 0810 	movge.w	r8, #16
 800a028:	f7f6 fa6c 	bl	8000504 <__aeabi_ui2d>
 800a02c:	2d09      	cmp	r5, #9
 800a02e:	4682      	mov	sl, r0
 800a030:	468b      	mov	fp, r1
 800a032:	dd13      	ble.n	800a05c <_strtod_l+0x3dc>
 800a034:	4b7b      	ldr	r3, [pc, #492]	; (800a224 <_strtod_l+0x5a4>)
 800a036:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a03a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a03e:	f7f6 fadb 	bl	80005f8 <__aeabi_dmul>
 800a042:	4682      	mov	sl, r0
 800a044:	4648      	mov	r0, r9
 800a046:	468b      	mov	fp, r1
 800a048:	f7f6 fa5c 	bl	8000504 <__aeabi_ui2d>
 800a04c:	4602      	mov	r2, r0
 800a04e:	460b      	mov	r3, r1
 800a050:	4650      	mov	r0, sl
 800a052:	4659      	mov	r1, fp
 800a054:	f7f6 f91a 	bl	800028c <__adddf3>
 800a058:	4682      	mov	sl, r0
 800a05a:	468b      	mov	fp, r1
 800a05c:	2d0f      	cmp	r5, #15
 800a05e:	dc38      	bgt.n	800a0d2 <_strtod_l+0x452>
 800a060:	9b06      	ldr	r3, [sp, #24]
 800a062:	2b00      	cmp	r3, #0
 800a064:	f43f ae50 	beq.w	8009d08 <_strtod_l+0x88>
 800a068:	dd24      	ble.n	800a0b4 <_strtod_l+0x434>
 800a06a:	2b16      	cmp	r3, #22
 800a06c:	dc0b      	bgt.n	800a086 <_strtod_l+0x406>
 800a06e:	496d      	ldr	r1, [pc, #436]	; (800a224 <_strtod_l+0x5a4>)
 800a070:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a074:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a078:	4652      	mov	r2, sl
 800a07a:	465b      	mov	r3, fp
 800a07c:	f7f6 fabc 	bl	80005f8 <__aeabi_dmul>
 800a080:	4682      	mov	sl, r0
 800a082:	468b      	mov	fp, r1
 800a084:	e640      	b.n	8009d08 <_strtod_l+0x88>
 800a086:	9a06      	ldr	r2, [sp, #24]
 800a088:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a08c:	4293      	cmp	r3, r2
 800a08e:	db20      	blt.n	800a0d2 <_strtod_l+0x452>
 800a090:	4c64      	ldr	r4, [pc, #400]	; (800a224 <_strtod_l+0x5a4>)
 800a092:	f1c5 050f 	rsb	r5, r5, #15
 800a096:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a09a:	4652      	mov	r2, sl
 800a09c:	465b      	mov	r3, fp
 800a09e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0a2:	f7f6 faa9 	bl	80005f8 <__aeabi_dmul>
 800a0a6:	9b06      	ldr	r3, [sp, #24]
 800a0a8:	1b5d      	subs	r5, r3, r5
 800a0aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a0ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a0b2:	e7e3      	b.n	800a07c <_strtod_l+0x3fc>
 800a0b4:	9b06      	ldr	r3, [sp, #24]
 800a0b6:	3316      	adds	r3, #22
 800a0b8:	db0b      	blt.n	800a0d2 <_strtod_l+0x452>
 800a0ba:	9b05      	ldr	r3, [sp, #20]
 800a0bc:	1b9e      	subs	r6, r3, r6
 800a0be:	4b59      	ldr	r3, [pc, #356]	; (800a224 <_strtod_l+0x5a4>)
 800a0c0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a0c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a0c8:	4650      	mov	r0, sl
 800a0ca:	4659      	mov	r1, fp
 800a0cc:	f7f6 fbbe 	bl	800084c <__aeabi_ddiv>
 800a0d0:	e7d6      	b.n	800a080 <_strtod_l+0x400>
 800a0d2:	9b06      	ldr	r3, [sp, #24]
 800a0d4:	eba5 0808 	sub.w	r8, r5, r8
 800a0d8:	4498      	add	r8, r3
 800a0da:	f1b8 0f00 	cmp.w	r8, #0
 800a0de:	dd74      	ble.n	800a1ca <_strtod_l+0x54a>
 800a0e0:	f018 030f 	ands.w	r3, r8, #15
 800a0e4:	d00a      	beq.n	800a0fc <_strtod_l+0x47c>
 800a0e6:	494f      	ldr	r1, [pc, #316]	; (800a224 <_strtod_l+0x5a4>)
 800a0e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a0ec:	4652      	mov	r2, sl
 800a0ee:	465b      	mov	r3, fp
 800a0f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0f4:	f7f6 fa80 	bl	80005f8 <__aeabi_dmul>
 800a0f8:	4682      	mov	sl, r0
 800a0fa:	468b      	mov	fp, r1
 800a0fc:	f038 080f 	bics.w	r8, r8, #15
 800a100:	d04f      	beq.n	800a1a2 <_strtod_l+0x522>
 800a102:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a106:	dd22      	ble.n	800a14e <_strtod_l+0x4ce>
 800a108:	2500      	movs	r5, #0
 800a10a:	462e      	mov	r6, r5
 800a10c:	9507      	str	r5, [sp, #28]
 800a10e:	9505      	str	r5, [sp, #20]
 800a110:	2322      	movs	r3, #34	; 0x22
 800a112:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a22c <_strtod_l+0x5ac>
 800a116:	6023      	str	r3, [r4, #0]
 800a118:	f04f 0a00 	mov.w	sl, #0
 800a11c:	9b07      	ldr	r3, [sp, #28]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f43f adf2 	beq.w	8009d08 <_strtod_l+0x88>
 800a124:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a126:	4620      	mov	r0, r4
 800a128:	f002 f99c 	bl	800c464 <_Bfree>
 800a12c:	9905      	ldr	r1, [sp, #20]
 800a12e:	4620      	mov	r0, r4
 800a130:	f002 f998 	bl	800c464 <_Bfree>
 800a134:	4631      	mov	r1, r6
 800a136:	4620      	mov	r0, r4
 800a138:	f002 f994 	bl	800c464 <_Bfree>
 800a13c:	9907      	ldr	r1, [sp, #28]
 800a13e:	4620      	mov	r0, r4
 800a140:	f002 f990 	bl	800c464 <_Bfree>
 800a144:	4629      	mov	r1, r5
 800a146:	4620      	mov	r0, r4
 800a148:	f002 f98c 	bl	800c464 <_Bfree>
 800a14c:	e5dc      	b.n	8009d08 <_strtod_l+0x88>
 800a14e:	4b36      	ldr	r3, [pc, #216]	; (800a228 <_strtod_l+0x5a8>)
 800a150:	9304      	str	r3, [sp, #16]
 800a152:	2300      	movs	r3, #0
 800a154:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a158:	4650      	mov	r0, sl
 800a15a:	4659      	mov	r1, fp
 800a15c:	4699      	mov	r9, r3
 800a15e:	f1b8 0f01 	cmp.w	r8, #1
 800a162:	dc21      	bgt.n	800a1a8 <_strtod_l+0x528>
 800a164:	b10b      	cbz	r3, 800a16a <_strtod_l+0x4ea>
 800a166:	4682      	mov	sl, r0
 800a168:	468b      	mov	fp, r1
 800a16a:	4b2f      	ldr	r3, [pc, #188]	; (800a228 <_strtod_l+0x5a8>)
 800a16c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a170:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a174:	4652      	mov	r2, sl
 800a176:	465b      	mov	r3, fp
 800a178:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a17c:	f7f6 fa3c 	bl	80005f8 <__aeabi_dmul>
 800a180:	4b2a      	ldr	r3, [pc, #168]	; (800a22c <_strtod_l+0x5ac>)
 800a182:	460a      	mov	r2, r1
 800a184:	400b      	ands	r3, r1
 800a186:	492a      	ldr	r1, [pc, #168]	; (800a230 <_strtod_l+0x5b0>)
 800a188:	428b      	cmp	r3, r1
 800a18a:	4682      	mov	sl, r0
 800a18c:	d8bc      	bhi.n	800a108 <_strtod_l+0x488>
 800a18e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a192:	428b      	cmp	r3, r1
 800a194:	bf86      	itte	hi
 800a196:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a234 <_strtod_l+0x5b4>
 800a19a:	f04f 3aff 	movhi.w	sl, #4294967295
 800a19e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	9304      	str	r3, [sp, #16]
 800a1a6:	e084      	b.n	800a2b2 <_strtod_l+0x632>
 800a1a8:	f018 0f01 	tst.w	r8, #1
 800a1ac:	d005      	beq.n	800a1ba <_strtod_l+0x53a>
 800a1ae:	9b04      	ldr	r3, [sp, #16]
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f7f6 fa20 	bl	80005f8 <__aeabi_dmul>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	9a04      	ldr	r2, [sp, #16]
 800a1bc:	3208      	adds	r2, #8
 800a1be:	f109 0901 	add.w	r9, r9, #1
 800a1c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a1c6:	9204      	str	r2, [sp, #16]
 800a1c8:	e7c9      	b.n	800a15e <_strtod_l+0x4de>
 800a1ca:	d0ea      	beq.n	800a1a2 <_strtod_l+0x522>
 800a1cc:	f1c8 0800 	rsb	r8, r8, #0
 800a1d0:	f018 020f 	ands.w	r2, r8, #15
 800a1d4:	d00a      	beq.n	800a1ec <_strtod_l+0x56c>
 800a1d6:	4b13      	ldr	r3, [pc, #76]	; (800a224 <_strtod_l+0x5a4>)
 800a1d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1dc:	4650      	mov	r0, sl
 800a1de:	4659      	mov	r1, fp
 800a1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e4:	f7f6 fb32 	bl	800084c <__aeabi_ddiv>
 800a1e8:	4682      	mov	sl, r0
 800a1ea:	468b      	mov	fp, r1
 800a1ec:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a1f0:	d0d7      	beq.n	800a1a2 <_strtod_l+0x522>
 800a1f2:	f1b8 0f1f 	cmp.w	r8, #31
 800a1f6:	dd1f      	ble.n	800a238 <_strtod_l+0x5b8>
 800a1f8:	2500      	movs	r5, #0
 800a1fa:	462e      	mov	r6, r5
 800a1fc:	9507      	str	r5, [sp, #28]
 800a1fe:	9505      	str	r5, [sp, #20]
 800a200:	2322      	movs	r3, #34	; 0x22
 800a202:	f04f 0a00 	mov.w	sl, #0
 800a206:	f04f 0b00 	mov.w	fp, #0
 800a20a:	6023      	str	r3, [r4, #0]
 800a20c:	e786      	b.n	800a11c <_strtod_l+0x49c>
 800a20e:	bf00      	nop
 800a210:	0800db1d 	.word	0x0800db1d
 800a214:	0800db60 	.word	0x0800db60
 800a218:	0800db15 	.word	0x0800db15
 800a21c:	0800dca4 	.word	0x0800dca4
 800a220:	0800dfb8 	.word	0x0800dfb8
 800a224:	0800de98 	.word	0x0800de98
 800a228:	0800de70 	.word	0x0800de70
 800a22c:	7ff00000 	.word	0x7ff00000
 800a230:	7ca00000 	.word	0x7ca00000
 800a234:	7fefffff 	.word	0x7fefffff
 800a238:	f018 0310 	ands.w	r3, r8, #16
 800a23c:	bf18      	it	ne
 800a23e:	236a      	movne	r3, #106	; 0x6a
 800a240:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a5f0 <_strtod_l+0x970>
 800a244:	9304      	str	r3, [sp, #16]
 800a246:	4650      	mov	r0, sl
 800a248:	4659      	mov	r1, fp
 800a24a:	2300      	movs	r3, #0
 800a24c:	f018 0f01 	tst.w	r8, #1
 800a250:	d004      	beq.n	800a25c <_strtod_l+0x5dc>
 800a252:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a256:	f7f6 f9cf 	bl	80005f8 <__aeabi_dmul>
 800a25a:	2301      	movs	r3, #1
 800a25c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a260:	f109 0908 	add.w	r9, r9, #8
 800a264:	d1f2      	bne.n	800a24c <_strtod_l+0x5cc>
 800a266:	b10b      	cbz	r3, 800a26c <_strtod_l+0x5ec>
 800a268:	4682      	mov	sl, r0
 800a26a:	468b      	mov	fp, r1
 800a26c:	9b04      	ldr	r3, [sp, #16]
 800a26e:	b1c3      	cbz	r3, 800a2a2 <_strtod_l+0x622>
 800a270:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a274:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a278:	2b00      	cmp	r3, #0
 800a27a:	4659      	mov	r1, fp
 800a27c:	dd11      	ble.n	800a2a2 <_strtod_l+0x622>
 800a27e:	2b1f      	cmp	r3, #31
 800a280:	f340 8124 	ble.w	800a4cc <_strtod_l+0x84c>
 800a284:	2b34      	cmp	r3, #52	; 0x34
 800a286:	bfde      	ittt	le
 800a288:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a28c:	f04f 33ff 	movle.w	r3, #4294967295
 800a290:	fa03 f202 	lslle.w	r2, r3, r2
 800a294:	f04f 0a00 	mov.w	sl, #0
 800a298:	bfcc      	ite	gt
 800a29a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a29e:	ea02 0b01 	andle.w	fp, r2, r1
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	4650      	mov	r0, sl
 800a2a8:	4659      	mov	r1, fp
 800a2aa:	f7f6 fc0d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2ae:	2800      	cmp	r0, #0
 800a2b0:	d1a2      	bne.n	800a1f8 <_strtod_l+0x578>
 800a2b2:	9b07      	ldr	r3, [sp, #28]
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	9908      	ldr	r1, [sp, #32]
 800a2b8:	462b      	mov	r3, r5
 800a2ba:	463a      	mov	r2, r7
 800a2bc:	4620      	mov	r0, r4
 800a2be:	f002 f939 	bl	800c534 <__s2b>
 800a2c2:	9007      	str	r0, [sp, #28]
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	f43f af1f 	beq.w	800a108 <_strtod_l+0x488>
 800a2ca:	9b05      	ldr	r3, [sp, #20]
 800a2cc:	1b9e      	subs	r6, r3, r6
 800a2ce:	9b06      	ldr	r3, [sp, #24]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	bfb4      	ite	lt
 800a2d4:	4633      	movlt	r3, r6
 800a2d6:	2300      	movge	r3, #0
 800a2d8:	930c      	str	r3, [sp, #48]	; 0x30
 800a2da:	9b06      	ldr	r3, [sp, #24]
 800a2dc:	2500      	movs	r5, #0
 800a2de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a2e2:	9312      	str	r3, [sp, #72]	; 0x48
 800a2e4:	462e      	mov	r6, r5
 800a2e6:	9b07      	ldr	r3, [sp, #28]
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	6859      	ldr	r1, [r3, #4]
 800a2ec:	f002 f87a 	bl	800c3e4 <_Balloc>
 800a2f0:	9005      	str	r0, [sp, #20]
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	f43f af0c 	beq.w	800a110 <_strtod_l+0x490>
 800a2f8:	9b07      	ldr	r3, [sp, #28]
 800a2fa:	691a      	ldr	r2, [r3, #16]
 800a2fc:	3202      	adds	r2, #2
 800a2fe:	f103 010c 	add.w	r1, r3, #12
 800a302:	0092      	lsls	r2, r2, #2
 800a304:	300c      	adds	r0, #12
 800a306:	f7fe fd5b 	bl	8008dc0 <memcpy>
 800a30a:	ec4b ab10 	vmov	d0, sl, fp
 800a30e:	aa1a      	add	r2, sp, #104	; 0x68
 800a310:	a919      	add	r1, sp, #100	; 0x64
 800a312:	4620      	mov	r0, r4
 800a314:	f002 fc54 	bl	800cbc0 <__d2b>
 800a318:	ec4b ab18 	vmov	d8, sl, fp
 800a31c:	9018      	str	r0, [sp, #96]	; 0x60
 800a31e:	2800      	cmp	r0, #0
 800a320:	f43f aef6 	beq.w	800a110 <_strtod_l+0x490>
 800a324:	2101      	movs	r1, #1
 800a326:	4620      	mov	r0, r4
 800a328:	f002 f99e 	bl	800c668 <__i2b>
 800a32c:	4606      	mov	r6, r0
 800a32e:	2800      	cmp	r0, #0
 800a330:	f43f aeee 	beq.w	800a110 <_strtod_l+0x490>
 800a334:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a336:	9904      	ldr	r1, [sp, #16]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	bfab      	itete	ge
 800a33c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a33e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a340:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a342:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a346:	bfac      	ite	ge
 800a348:	eb03 0902 	addge.w	r9, r3, r2
 800a34c:	1ad7      	sublt	r7, r2, r3
 800a34e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a350:	eba3 0801 	sub.w	r8, r3, r1
 800a354:	4490      	add	r8, r2
 800a356:	4ba1      	ldr	r3, [pc, #644]	; (800a5dc <_strtod_l+0x95c>)
 800a358:	f108 38ff 	add.w	r8, r8, #4294967295
 800a35c:	4598      	cmp	r8, r3
 800a35e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a362:	f280 80c7 	bge.w	800a4f4 <_strtod_l+0x874>
 800a366:	eba3 0308 	sub.w	r3, r3, r8
 800a36a:	2b1f      	cmp	r3, #31
 800a36c:	eba2 0203 	sub.w	r2, r2, r3
 800a370:	f04f 0101 	mov.w	r1, #1
 800a374:	f300 80b1 	bgt.w	800a4da <_strtod_l+0x85a>
 800a378:	fa01 f303 	lsl.w	r3, r1, r3
 800a37c:	930d      	str	r3, [sp, #52]	; 0x34
 800a37e:	2300      	movs	r3, #0
 800a380:	9308      	str	r3, [sp, #32]
 800a382:	eb09 0802 	add.w	r8, r9, r2
 800a386:	9b04      	ldr	r3, [sp, #16]
 800a388:	45c1      	cmp	r9, r8
 800a38a:	4417      	add	r7, r2
 800a38c:	441f      	add	r7, r3
 800a38e:	464b      	mov	r3, r9
 800a390:	bfa8      	it	ge
 800a392:	4643      	movge	r3, r8
 800a394:	42bb      	cmp	r3, r7
 800a396:	bfa8      	it	ge
 800a398:	463b      	movge	r3, r7
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	bfc2      	ittt	gt
 800a39e:	eba8 0803 	subgt.w	r8, r8, r3
 800a3a2:	1aff      	subgt	r7, r7, r3
 800a3a4:	eba9 0903 	subgt.w	r9, r9, r3
 800a3a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	dd17      	ble.n	800a3de <_strtod_l+0x75e>
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	f002 fa18 	bl	800c7e8 <__pow5mult>
 800a3b8:	4606      	mov	r6, r0
 800a3ba:	2800      	cmp	r0, #0
 800a3bc:	f43f aea8 	beq.w	800a110 <_strtod_l+0x490>
 800a3c0:	4601      	mov	r1, r0
 800a3c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	f002 f965 	bl	800c694 <__multiply>
 800a3ca:	900b      	str	r0, [sp, #44]	; 0x2c
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	f43f ae9f 	beq.w	800a110 <_strtod_l+0x490>
 800a3d2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	f002 f845 	bl	800c464 <_Bfree>
 800a3da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3dc:	9318      	str	r3, [sp, #96]	; 0x60
 800a3de:	f1b8 0f00 	cmp.w	r8, #0
 800a3e2:	f300 808c 	bgt.w	800a4fe <_strtod_l+0x87e>
 800a3e6:	9b06      	ldr	r3, [sp, #24]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	dd08      	ble.n	800a3fe <_strtod_l+0x77e>
 800a3ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3ee:	9905      	ldr	r1, [sp, #20]
 800a3f0:	4620      	mov	r0, r4
 800a3f2:	f002 f9f9 	bl	800c7e8 <__pow5mult>
 800a3f6:	9005      	str	r0, [sp, #20]
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	f43f ae89 	beq.w	800a110 <_strtod_l+0x490>
 800a3fe:	2f00      	cmp	r7, #0
 800a400:	dd08      	ble.n	800a414 <_strtod_l+0x794>
 800a402:	9905      	ldr	r1, [sp, #20]
 800a404:	463a      	mov	r2, r7
 800a406:	4620      	mov	r0, r4
 800a408:	f002 fa48 	bl	800c89c <__lshift>
 800a40c:	9005      	str	r0, [sp, #20]
 800a40e:	2800      	cmp	r0, #0
 800a410:	f43f ae7e 	beq.w	800a110 <_strtod_l+0x490>
 800a414:	f1b9 0f00 	cmp.w	r9, #0
 800a418:	dd08      	ble.n	800a42c <_strtod_l+0x7ac>
 800a41a:	4631      	mov	r1, r6
 800a41c:	464a      	mov	r2, r9
 800a41e:	4620      	mov	r0, r4
 800a420:	f002 fa3c 	bl	800c89c <__lshift>
 800a424:	4606      	mov	r6, r0
 800a426:	2800      	cmp	r0, #0
 800a428:	f43f ae72 	beq.w	800a110 <_strtod_l+0x490>
 800a42c:	9a05      	ldr	r2, [sp, #20]
 800a42e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a430:	4620      	mov	r0, r4
 800a432:	f002 fabf 	bl	800c9b4 <__mdiff>
 800a436:	4605      	mov	r5, r0
 800a438:	2800      	cmp	r0, #0
 800a43a:	f43f ae69 	beq.w	800a110 <_strtod_l+0x490>
 800a43e:	68c3      	ldr	r3, [r0, #12]
 800a440:	930b      	str	r3, [sp, #44]	; 0x2c
 800a442:	2300      	movs	r3, #0
 800a444:	60c3      	str	r3, [r0, #12]
 800a446:	4631      	mov	r1, r6
 800a448:	f002 fa98 	bl	800c97c <__mcmp>
 800a44c:	2800      	cmp	r0, #0
 800a44e:	da60      	bge.n	800a512 <_strtod_l+0x892>
 800a450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a452:	ea53 030a 	orrs.w	r3, r3, sl
 800a456:	f040 8082 	bne.w	800a55e <_strtod_l+0x8de>
 800a45a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d17d      	bne.n	800a55e <_strtod_l+0x8de>
 800a462:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a466:	0d1b      	lsrs	r3, r3, #20
 800a468:	051b      	lsls	r3, r3, #20
 800a46a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a46e:	d976      	bls.n	800a55e <_strtod_l+0x8de>
 800a470:	696b      	ldr	r3, [r5, #20]
 800a472:	b913      	cbnz	r3, 800a47a <_strtod_l+0x7fa>
 800a474:	692b      	ldr	r3, [r5, #16]
 800a476:	2b01      	cmp	r3, #1
 800a478:	dd71      	ble.n	800a55e <_strtod_l+0x8de>
 800a47a:	4629      	mov	r1, r5
 800a47c:	2201      	movs	r2, #1
 800a47e:	4620      	mov	r0, r4
 800a480:	f002 fa0c 	bl	800c89c <__lshift>
 800a484:	4631      	mov	r1, r6
 800a486:	4605      	mov	r5, r0
 800a488:	f002 fa78 	bl	800c97c <__mcmp>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	dd66      	ble.n	800a55e <_strtod_l+0x8de>
 800a490:	9904      	ldr	r1, [sp, #16]
 800a492:	4a53      	ldr	r2, [pc, #332]	; (800a5e0 <_strtod_l+0x960>)
 800a494:	465b      	mov	r3, fp
 800a496:	2900      	cmp	r1, #0
 800a498:	f000 8081 	beq.w	800a59e <_strtod_l+0x91e>
 800a49c:	ea02 010b 	and.w	r1, r2, fp
 800a4a0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a4a4:	dc7b      	bgt.n	800a59e <_strtod_l+0x91e>
 800a4a6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a4aa:	f77f aea9 	ble.w	800a200 <_strtod_l+0x580>
 800a4ae:	4b4d      	ldr	r3, [pc, #308]	; (800a5e4 <_strtod_l+0x964>)
 800a4b0:	4650      	mov	r0, sl
 800a4b2:	4659      	mov	r1, fp
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f7f6 f89f 	bl	80005f8 <__aeabi_dmul>
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	4303      	orrs	r3, r0
 800a4be:	bf08      	it	eq
 800a4c0:	2322      	moveq	r3, #34	; 0x22
 800a4c2:	4682      	mov	sl, r0
 800a4c4:	468b      	mov	fp, r1
 800a4c6:	bf08      	it	eq
 800a4c8:	6023      	streq	r3, [r4, #0]
 800a4ca:	e62b      	b.n	800a124 <_strtod_l+0x4a4>
 800a4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d4:	ea03 0a0a 	and.w	sl, r3, sl
 800a4d8:	e6e3      	b.n	800a2a2 <_strtod_l+0x622>
 800a4da:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a4de:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a4e2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a4e6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a4ea:	fa01 f308 	lsl.w	r3, r1, r8
 800a4ee:	9308      	str	r3, [sp, #32]
 800a4f0:	910d      	str	r1, [sp, #52]	; 0x34
 800a4f2:	e746      	b.n	800a382 <_strtod_l+0x702>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	9308      	str	r3, [sp, #32]
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	930d      	str	r3, [sp, #52]	; 0x34
 800a4fc:	e741      	b.n	800a382 <_strtod_l+0x702>
 800a4fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a500:	4642      	mov	r2, r8
 800a502:	4620      	mov	r0, r4
 800a504:	f002 f9ca 	bl	800c89c <__lshift>
 800a508:	9018      	str	r0, [sp, #96]	; 0x60
 800a50a:	2800      	cmp	r0, #0
 800a50c:	f47f af6b 	bne.w	800a3e6 <_strtod_l+0x766>
 800a510:	e5fe      	b.n	800a110 <_strtod_l+0x490>
 800a512:	465f      	mov	r7, fp
 800a514:	d16e      	bne.n	800a5f4 <_strtod_l+0x974>
 800a516:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a518:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a51c:	b342      	cbz	r2, 800a570 <_strtod_l+0x8f0>
 800a51e:	4a32      	ldr	r2, [pc, #200]	; (800a5e8 <_strtod_l+0x968>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d128      	bne.n	800a576 <_strtod_l+0x8f6>
 800a524:	9b04      	ldr	r3, [sp, #16]
 800a526:	4651      	mov	r1, sl
 800a528:	b1eb      	cbz	r3, 800a566 <_strtod_l+0x8e6>
 800a52a:	4b2d      	ldr	r3, [pc, #180]	; (800a5e0 <_strtod_l+0x960>)
 800a52c:	403b      	ands	r3, r7
 800a52e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a532:	f04f 32ff 	mov.w	r2, #4294967295
 800a536:	d819      	bhi.n	800a56c <_strtod_l+0x8ec>
 800a538:	0d1b      	lsrs	r3, r3, #20
 800a53a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a53e:	fa02 f303 	lsl.w	r3, r2, r3
 800a542:	4299      	cmp	r1, r3
 800a544:	d117      	bne.n	800a576 <_strtod_l+0x8f6>
 800a546:	4b29      	ldr	r3, [pc, #164]	; (800a5ec <_strtod_l+0x96c>)
 800a548:	429f      	cmp	r7, r3
 800a54a:	d102      	bne.n	800a552 <_strtod_l+0x8d2>
 800a54c:	3101      	adds	r1, #1
 800a54e:	f43f addf 	beq.w	800a110 <_strtod_l+0x490>
 800a552:	4b23      	ldr	r3, [pc, #140]	; (800a5e0 <_strtod_l+0x960>)
 800a554:	403b      	ands	r3, r7
 800a556:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a55a:	f04f 0a00 	mov.w	sl, #0
 800a55e:	9b04      	ldr	r3, [sp, #16]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d1a4      	bne.n	800a4ae <_strtod_l+0x82e>
 800a564:	e5de      	b.n	800a124 <_strtod_l+0x4a4>
 800a566:	f04f 33ff 	mov.w	r3, #4294967295
 800a56a:	e7ea      	b.n	800a542 <_strtod_l+0x8c2>
 800a56c:	4613      	mov	r3, r2
 800a56e:	e7e8      	b.n	800a542 <_strtod_l+0x8c2>
 800a570:	ea53 030a 	orrs.w	r3, r3, sl
 800a574:	d08c      	beq.n	800a490 <_strtod_l+0x810>
 800a576:	9b08      	ldr	r3, [sp, #32]
 800a578:	b1db      	cbz	r3, 800a5b2 <_strtod_l+0x932>
 800a57a:	423b      	tst	r3, r7
 800a57c:	d0ef      	beq.n	800a55e <_strtod_l+0x8de>
 800a57e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a580:	9a04      	ldr	r2, [sp, #16]
 800a582:	4650      	mov	r0, sl
 800a584:	4659      	mov	r1, fp
 800a586:	b1c3      	cbz	r3, 800a5ba <_strtod_l+0x93a>
 800a588:	f7ff fb5e 	bl	8009c48 <sulp>
 800a58c:	4602      	mov	r2, r0
 800a58e:	460b      	mov	r3, r1
 800a590:	ec51 0b18 	vmov	r0, r1, d8
 800a594:	f7f5 fe7a 	bl	800028c <__adddf3>
 800a598:	4682      	mov	sl, r0
 800a59a:	468b      	mov	fp, r1
 800a59c:	e7df      	b.n	800a55e <_strtod_l+0x8de>
 800a59e:	4013      	ands	r3, r2
 800a5a0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a5a4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a5a8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a5ac:	f04f 3aff 	mov.w	sl, #4294967295
 800a5b0:	e7d5      	b.n	800a55e <_strtod_l+0x8de>
 800a5b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5b4:	ea13 0f0a 	tst.w	r3, sl
 800a5b8:	e7e0      	b.n	800a57c <_strtod_l+0x8fc>
 800a5ba:	f7ff fb45 	bl	8009c48 <sulp>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	ec51 0b18 	vmov	r0, r1, d8
 800a5c6:	f7f5 fe5f 	bl	8000288 <__aeabi_dsub>
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	4682      	mov	sl, r0
 800a5d0:	468b      	mov	fp, r1
 800a5d2:	f7f6 fa79 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5d6:	2800      	cmp	r0, #0
 800a5d8:	d0c1      	beq.n	800a55e <_strtod_l+0x8de>
 800a5da:	e611      	b.n	800a200 <_strtod_l+0x580>
 800a5dc:	fffffc02 	.word	0xfffffc02
 800a5e0:	7ff00000 	.word	0x7ff00000
 800a5e4:	39500000 	.word	0x39500000
 800a5e8:	000fffff 	.word	0x000fffff
 800a5ec:	7fefffff 	.word	0x7fefffff
 800a5f0:	0800db78 	.word	0x0800db78
 800a5f4:	4631      	mov	r1, r6
 800a5f6:	4628      	mov	r0, r5
 800a5f8:	f002 fb3e 	bl	800cc78 <__ratio>
 800a5fc:	ec59 8b10 	vmov	r8, r9, d0
 800a600:	ee10 0a10 	vmov	r0, s0
 800a604:	2200      	movs	r2, #0
 800a606:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a60a:	4649      	mov	r1, r9
 800a60c:	f7f6 fa70 	bl	8000af0 <__aeabi_dcmple>
 800a610:	2800      	cmp	r0, #0
 800a612:	d07a      	beq.n	800a70a <_strtod_l+0xa8a>
 800a614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a616:	2b00      	cmp	r3, #0
 800a618:	d04a      	beq.n	800a6b0 <_strtod_l+0xa30>
 800a61a:	4b95      	ldr	r3, [pc, #596]	; (800a870 <_strtod_l+0xbf0>)
 800a61c:	2200      	movs	r2, #0
 800a61e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a622:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a870 <_strtod_l+0xbf0>
 800a626:	f04f 0800 	mov.w	r8, #0
 800a62a:	4b92      	ldr	r3, [pc, #584]	; (800a874 <_strtod_l+0xbf4>)
 800a62c:	403b      	ands	r3, r7
 800a62e:	930d      	str	r3, [sp, #52]	; 0x34
 800a630:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a632:	4b91      	ldr	r3, [pc, #580]	; (800a878 <_strtod_l+0xbf8>)
 800a634:	429a      	cmp	r2, r3
 800a636:	f040 80b0 	bne.w	800a79a <_strtod_l+0xb1a>
 800a63a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a63e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a642:	ec4b ab10 	vmov	d0, sl, fp
 800a646:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a64a:	f002 fa3d 	bl	800cac8 <__ulp>
 800a64e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a652:	ec53 2b10 	vmov	r2, r3, d0
 800a656:	f7f5 ffcf 	bl	80005f8 <__aeabi_dmul>
 800a65a:	4652      	mov	r2, sl
 800a65c:	465b      	mov	r3, fp
 800a65e:	f7f5 fe15 	bl	800028c <__adddf3>
 800a662:	460b      	mov	r3, r1
 800a664:	4983      	ldr	r1, [pc, #524]	; (800a874 <_strtod_l+0xbf4>)
 800a666:	4a85      	ldr	r2, [pc, #532]	; (800a87c <_strtod_l+0xbfc>)
 800a668:	4019      	ands	r1, r3
 800a66a:	4291      	cmp	r1, r2
 800a66c:	4682      	mov	sl, r0
 800a66e:	d960      	bls.n	800a732 <_strtod_l+0xab2>
 800a670:	ee18 3a90 	vmov	r3, s17
 800a674:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a678:	4293      	cmp	r3, r2
 800a67a:	d104      	bne.n	800a686 <_strtod_l+0xa06>
 800a67c:	ee18 3a10 	vmov	r3, s16
 800a680:	3301      	adds	r3, #1
 800a682:	f43f ad45 	beq.w	800a110 <_strtod_l+0x490>
 800a686:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a888 <_strtod_l+0xc08>
 800a68a:	f04f 3aff 	mov.w	sl, #4294967295
 800a68e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a690:	4620      	mov	r0, r4
 800a692:	f001 fee7 	bl	800c464 <_Bfree>
 800a696:	9905      	ldr	r1, [sp, #20]
 800a698:	4620      	mov	r0, r4
 800a69a:	f001 fee3 	bl	800c464 <_Bfree>
 800a69e:	4631      	mov	r1, r6
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f001 fedf 	bl	800c464 <_Bfree>
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f001 fedb 	bl	800c464 <_Bfree>
 800a6ae:	e61a      	b.n	800a2e6 <_strtod_l+0x666>
 800a6b0:	f1ba 0f00 	cmp.w	sl, #0
 800a6b4:	d11b      	bne.n	800a6ee <_strtod_l+0xa6e>
 800a6b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6ba:	b9f3      	cbnz	r3, 800a6fa <_strtod_l+0xa7a>
 800a6bc:	4b6c      	ldr	r3, [pc, #432]	; (800a870 <_strtod_l+0xbf0>)
 800a6be:	2200      	movs	r2, #0
 800a6c0:	4640      	mov	r0, r8
 800a6c2:	4649      	mov	r1, r9
 800a6c4:	f7f6 fa0a 	bl	8000adc <__aeabi_dcmplt>
 800a6c8:	b9d0      	cbnz	r0, 800a700 <_strtod_l+0xa80>
 800a6ca:	4640      	mov	r0, r8
 800a6cc:	4649      	mov	r1, r9
 800a6ce:	4b6c      	ldr	r3, [pc, #432]	; (800a880 <_strtod_l+0xc00>)
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f7f5 ff91 	bl	80005f8 <__aeabi_dmul>
 800a6d6:	4680      	mov	r8, r0
 800a6d8:	4689      	mov	r9, r1
 800a6da:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a6de:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a6e2:	9315      	str	r3, [sp, #84]	; 0x54
 800a6e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a6e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a6ec:	e79d      	b.n	800a62a <_strtod_l+0x9aa>
 800a6ee:	f1ba 0f01 	cmp.w	sl, #1
 800a6f2:	d102      	bne.n	800a6fa <_strtod_l+0xa7a>
 800a6f4:	2f00      	cmp	r7, #0
 800a6f6:	f43f ad83 	beq.w	800a200 <_strtod_l+0x580>
 800a6fa:	4b62      	ldr	r3, [pc, #392]	; (800a884 <_strtod_l+0xc04>)
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	e78e      	b.n	800a61e <_strtod_l+0x99e>
 800a700:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a880 <_strtod_l+0xc00>
 800a704:	f04f 0800 	mov.w	r8, #0
 800a708:	e7e7      	b.n	800a6da <_strtod_l+0xa5a>
 800a70a:	4b5d      	ldr	r3, [pc, #372]	; (800a880 <_strtod_l+0xc00>)
 800a70c:	4640      	mov	r0, r8
 800a70e:	4649      	mov	r1, r9
 800a710:	2200      	movs	r2, #0
 800a712:	f7f5 ff71 	bl	80005f8 <__aeabi_dmul>
 800a716:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a718:	4680      	mov	r8, r0
 800a71a:	4689      	mov	r9, r1
 800a71c:	b933      	cbnz	r3, 800a72c <_strtod_l+0xaac>
 800a71e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a722:	900e      	str	r0, [sp, #56]	; 0x38
 800a724:	930f      	str	r3, [sp, #60]	; 0x3c
 800a726:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a72a:	e7dd      	b.n	800a6e8 <_strtod_l+0xa68>
 800a72c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a730:	e7f9      	b.n	800a726 <_strtod_l+0xaa6>
 800a732:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a736:	9b04      	ldr	r3, [sp, #16]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d1a8      	bne.n	800a68e <_strtod_l+0xa0e>
 800a73c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a740:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a742:	0d1b      	lsrs	r3, r3, #20
 800a744:	051b      	lsls	r3, r3, #20
 800a746:	429a      	cmp	r2, r3
 800a748:	d1a1      	bne.n	800a68e <_strtod_l+0xa0e>
 800a74a:	4640      	mov	r0, r8
 800a74c:	4649      	mov	r1, r9
 800a74e:	f7f6 fab3 	bl	8000cb8 <__aeabi_d2lz>
 800a752:	f7f5 ff23 	bl	800059c <__aeabi_l2d>
 800a756:	4602      	mov	r2, r0
 800a758:	460b      	mov	r3, r1
 800a75a:	4640      	mov	r0, r8
 800a75c:	4649      	mov	r1, r9
 800a75e:	f7f5 fd93 	bl	8000288 <__aeabi_dsub>
 800a762:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a764:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a768:	ea43 030a 	orr.w	r3, r3, sl
 800a76c:	4313      	orrs	r3, r2
 800a76e:	4680      	mov	r8, r0
 800a770:	4689      	mov	r9, r1
 800a772:	d055      	beq.n	800a820 <_strtod_l+0xba0>
 800a774:	a336      	add	r3, pc, #216	; (adr r3, 800a850 <_strtod_l+0xbd0>)
 800a776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77a:	f7f6 f9af 	bl	8000adc <__aeabi_dcmplt>
 800a77e:	2800      	cmp	r0, #0
 800a780:	f47f acd0 	bne.w	800a124 <_strtod_l+0x4a4>
 800a784:	a334      	add	r3, pc, #208	; (adr r3, 800a858 <_strtod_l+0xbd8>)
 800a786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78a:	4640      	mov	r0, r8
 800a78c:	4649      	mov	r1, r9
 800a78e:	f7f6 f9c3 	bl	8000b18 <__aeabi_dcmpgt>
 800a792:	2800      	cmp	r0, #0
 800a794:	f43f af7b 	beq.w	800a68e <_strtod_l+0xa0e>
 800a798:	e4c4      	b.n	800a124 <_strtod_l+0x4a4>
 800a79a:	9b04      	ldr	r3, [sp, #16]
 800a79c:	b333      	cbz	r3, 800a7ec <_strtod_l+0xb6c>
 800a79e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7a0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a7a4:	d822      	bhi.n	800a7ec <_strtod_l+0xb6c>
 800a7a6:	a32e      	add	r3, pc, #184	; (adr r3, 800a860 <_strtod_l+0xbe0>)
 800a7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	4649      	mov	r1, r9
 800a7b0:	f7f6 f99e 	bl	8000af0 <__aeabi_dcmple>
 800a7b4:	b1a0      	cbz	r0, 800a7e0 <_strtod_l+0xb60>
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	4640      	mov	r0, r8
 800a7ba:	f7f6 f9f5 	bl	8000ba8 <__aeabi_d2uiz>
 800a7be:	2801      	cmp	r0, #1
 800a7c0:	bf38      	it	cc
 800a7c2:	2001      	movcc	r0, #1
 800a7c4:	f7f5 fe9e 	bl	8000504 <__aeabi_ui2d>
 800a7c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7ca:	4680      	mov	r8, r0
 800a7cc:	4689      	mov	r9, r1
 800a7ce:	bb23      	cbnz	r3, 800a81a <_strtod_l+0xb9a>
 800a7d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7d4:	9010      	str	r0, [sp, #64]	; 0x40
 800a7d6:	9311      	str	r3, [sp, #68]	; 0x44
 800a7d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a7dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a7e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7e4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a7e8:	1a9b      	subs	r3, r3, r2
 800a7ea:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a7f0:	eeb0 0a48 	vmov.f32	s0, s16
 800a7f4:	eef0 0a68 	vmov.f32	s1, s17
 800a7f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a7fc:	f002 f964 	bl	800cac8 <__ulp>
 800a800:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a804:	ec53 2b10 	vmov	r2, r3, d0
 800a808:	f7f5 fef6 	bl	80005f8 <__aeabi_dmul>
 800a80c:	ec53 2b18 	vmov	r2, r3, d8
 800a810:	f7f5 fd3c 	bl	800028c <__adddf3>
 800a814:	4682      	mov	sl, r0
 800a816:	468b      	mov	fp, r1
 800a818:	e78d      	b.n	800a736 <_strtod_l+0xab6>
 800a81a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a81e:	e7db      	b.n	800a7d8 <_strtod_l+0xb58>
 800a820:	a311      	add	r3, pc, #68	; (adr r3, 800a868 <_strtod_l+0xbe8>)
 800a822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a826:	f7f6 f959 	bl	8000adc <__aeabi_dcmplt>
 800a82a:	e7b2      	b.n	800a792 <_strtod_l+0xb12>
 800a82c:	2300      	movs	r3, #0
 800a82e:	930a      	str	r3, [sp, #40]	; 0x28
 800a830:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a832:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a834:	6013      	str	r3, [r2, #0]
 800a836:	f7ff ba6b 	b.w	8009d10 <_strtod_l+0x90>
 800a83a:	2a65      	cmp	r2, #101	; 0x65
 800a83c:	f43f ab5f 	beq.w	8009efe <_strtod_l+0x27e>
 800a840:	2a45      	cmp	r2, #69	; 0x45
 800a842:	f43f ab5c 	beq.w	8009efe <_strtod_l+0x27e>
 800a846:	2301      	movs	r3, #1
 800a848:	f7ff bb94 	b.w	8009f74 <_strtod_l+0x2f4>
 800a84c:	f3af 8000 	nop.w
 800a850:	94a03595 	.word	0x94a03595
 800a854:	3fdfffff 	.word	0x3fdfffff
 800a858:	35afe535 	.word	0x35afe535
 800a85c:	3fe00000 	.word	0x3fe00000
 800a860:	ffc00000 	.word	0xffc00000
 800a864:	41dfffff 	.word	0x41dfffff
 800a868:	94a03595 	.word	0x94a03595
 800a86c:	3fcfffff 	.word	0x3fcfffff
 800a870:	3ff00000 	.word	0x3ff00000
 800a874:	7ff00000 	.word	0x7ff00000
 800a878:	7fe00000 	.word	0x7fe00000
 800a87c:	7c9fffff 	.word	0x7c9fffff
 800a880:	3fe00000 	.word	0x3fe00000
 800a884:	bff00000 	.word	0xbff00000
 800a888:	7fefffff 	.word	0x7fefffff

0800a88c <_strtod_r>:
 800a88c:	4b01      	ldr	r3, [pc, #4]	; (800a894 <_strtod_r+0x8>)
 800a88e:	f7ff b9f7 	b.w	8009c80 <_strtod_l>
 800a892:	bf00      	nop
 800a894:	200006d0 	.word	0x200006d0

0800a898 <_strtol_l.constprop.0>:
 800a898:	2b01      	cmp	r3, #1
 800a89a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a89e:	d001      	beq.n	800a8a4 <_strtol_l.constprop.0+0xc>
 800a8a0:	2b24      	cmp	r3, #36	; 0x24
 800a8a2:	d906      	bls.n	800a8b2 <_strtol_l.constprop.0+0x1a>
 800a8a4:	f7fe fa62 	bl	8008d6c <__errno>
 800a8a8:	2316      	movs	r3, #22
 800a8aa:	6003      	str	r3, [r0, #0]
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8b2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a998 <_strtol_l.constprop.0+0x100>
 800a8b6:	460d      	mov	r5, r1
 800a8b8:	462e      	mov	r6, r5
 800a8ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8be:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a8c2:	f017 0708 	ands.w	r7, r7, #8
 800a8c6:	d1f7      	bne.n	800a8b8 <_strtol_l.constprop.0+0x20>
 800a8c8:	2c2d      	cmp	r4, #45	; 0x2d
 800a8ca:	d132      	bne.n	800a932 <_strtol_l.constprop.0+0x9a>
 800a8cc:	782c      	ldrb	r4, [r5, #0]
 800a8ce:	2701      	movs	r7, #1
 800a8d0:	1cb5      	adds	r5, r6, #2
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d05b      	beq.n	800a98e <_strtol_l.constprop.0+0xf6>
 800a8d6:	2b10      	cmp	r3, #16
 800a8d8:	d109      	bne.n	800a8ee <_strtol_l.constprop.0+0x56>
 800a8da:	2c30      	cmp	r4, #48	; 0x30
 800a8dc:	d107      	bne.n	800a8ee <_strtol_l.constprop.0+0x56>
 800a8de:	782c      	ldrb	r4, [r5, #0]
 800a8e0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a8e4:	2c58      	cmp	r4, #88	; 0x58
 800a8e6:	d14d      	bne.n	800a984 <_strtol_l.constprop.0+0xec>
 800a8e8:	786c      	ldrb	r4, [r5, #1]
 800a8ea:	2310      	movs	r3, #16
 800a8ec:	3502      	adds	r5, #2
 800a8ee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a8f2:	f108 38ff 	add.w	r8, r8, #4294967295
 800a8f6:	f04f 0c00 	mov.w	ip, #0
 800a8fa:	fbb8 f9f3 	udiv	r9, r8, r3
 800a8fe:	4666      	mov	r6, ip
 800a900:	fb03 8a19 	mls	sl, r3, r9, r8
 800a904:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a908:	f1be 0f09 	cmp.w	lr, #9
 800a90c:	d816      	bhi.n	800a93c <_strtol_l.constprop.0+0xa4>
 800a90e:	4674      	mov	r4, lr
 800a910:	42a3      	cmp	r3, r4
 800a912:	dd24      	ble.n	800a95e <_strtol_l.constprop.0+0xc6>
 800a914:	f1bc 0f00 	cmp.w	ip, #0
 800a918:	db1e      	blt.n	800a958 <_strtol_l.constprop.0+0xc0>
 800a91a:	45b1      	cmp	r9, r6
 800a91c:	d31c      	bcc.n	800a958 <_strtol_l.constprop.0+0xc0>
 800a91e:	d101      	bne.n	800a924 <_strtol_l.constprop.0+0x8c>
 800a920:	45a2      	cmp	sl, r4
 800a922:	db19      	blt.n	800a958 <_strtol_l.constprop.0+0xc0>
 800a924:	fb06 4603 	mla	r6, r6, r3, r4
 800a928:	f04f 0c01 	mov.w	ip, #1
 800a92c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a930:	e7e8      	b.n	800a904 <_strtol_l.constprop.0+0x6c>
 800a932:	2c2b      	cmp	r4, #43	; 0x2b
 800a934:	bf04      	itt	eq
 800a936:	782c      	ldrbeq	r4, [r5, #0]
 800a938:	1cb5      	addeq	r5, r6, #2
 800a93a:	e7ca      	b.n	800a8d2 <_strtol_l.constprop.0+0x3a>
 800a93c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a940:	f1be 0f19 	cmp.w	lr, #25
 800a944:	d801      	bhi.n	800a94a <_strtol_l.constprop.0+0xb2>
 800a946:	3c37      	subs	r4, #55	; 0x37
 800a948:	e7e2      	b.n	800a910 <_strtol_l.constprop.0+0x78>
 800a94a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a94e:	f1be 0f19 	cmp.w	lr, #25
 800a952:	d804      	bhi.n	800a95e <_strtol_l.constprop.0+0xc6>
 800a954:	3c57      	subs	r4, #87	; 0x57
 800a956:	e7db      	b.n	800a910 <_strtol_l.constprop.0+0x78>
 800a958:	f04f 3cff 	mov.w	ip, #4294967295
 800a95c:	e7e6      	b.n	800a92c <_strtol_l.constprop.0+0x94>
 800a95e:	f1bc 0f00 	cmp.w	ip, #0
 800a962:	da05      	bge.n	800a970 <_strtol_l.constprop.0+0xd8>
 800a964:	2322      	movs	r3, #34	; 0x22
 800a966:	6003      	str	r3, [r0, #0]
 800a968:	4646      	mov	r6, r8
 800a96a:	b942      	cbnz	r2, 800a97e <_strtol_l.constprop.0+0xe6>
 800a96c:	4630      	mov	r0, r6
 800a96e:	e79e      	b.n	800a8ae <_strtol_l.constprop.0+0x16>
 800a970:	b107      	cbz	r7, 800a974 <_strtol_l.constprop.0+0xdc>
 800a972:	4276      	negs	r6, r6
 800a974:	2a00      	cmp	r2, #0
 800a976:	d0f9      	beq.n	800a96c <_strtol_l.constprop.0+0xd4>
 800a978:	f1bc 0f00 	cmp.w	ip, #0
 800a97c:	d000      	beq.n	800a980 <_strtol_l.constprop.0+0xe8>
 800a97e:	1e69      	subs	r1, r5, #1
 800a980:	6011      	str	r1, [r2, #0]
 800a982:	e7f3      	b.n	800a96c <_strtol_l.constprop.0+0xd4>
 800a984:	2430      	movs	r4, #48	; 0x30
 800a986:	2b00      	cmp	r3, #0
 800a988:	d1b1      	bne.n	800a8ee <_strtol_l.constprop.0+0x56>
 800a98a:	2308      	movs	r3, #8
 800a98c:	e7af      	b.n	800a8ee <_strtol_l.constprop.0+0x56>
 800a98e:	2c30      	cmp	r4, #48	; 0x30
 800a990:	d0a5      	beq.n	800a8de <_strtol_l.constprop.0+0x46>
 800a992:	230a      	movs	r3, #10
 800a994:	e7ab      	b.n	800a8ee <_strtol_l.constprop.0+0x56>
 800a996:	bf00      	nop
 800a998:	0800dba1 	.word	0x0800dba1

0800a99c <_strtol_r>:
 800a99c:	f7ff bf7c 	b.w	800a898 <_strtol_l.constprop.0>

0800a9a0 <_vsniprintf_r>:
 800a9a0:	b530      	push	{r4, r5, lr}
 800a9a2:	4614      	mov	r4, r2
 800a9a4:	2c00      	cmp	r4, #0
 800a9a6:	b09b      	sub	sp, #108	; 0x6c
 800a9a8:	4605      	mov	r5, r0
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	da05      	bge.n	800a9ba <_vsniprintf_r+0x1a>
 800a9ae:	238b      	movs	r3, #139	; 0x8b
 800a9b0:	6003      	str	r3, [r0, #0]
 800a9b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b6:	b01b      	add	sp, #108	; 0x6c
 800a9b8:	bd30      	pop	{r4, r5, pc}
 800a9ba:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a9be:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a9c2:	bf14      	ite	ne
 800a9c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a9c8:	4623      	moveq	r3, r4
 800a9ca:	9302      	str	r3, [sp, #8]
 800a9cc:	9305      	str	r3, [sp, #20]
 800a9ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a9d2:	9100      	str	r1, [sp, #0]
 800a9d4:	9104      	str	r1, [sp, #16]
 800a9d6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a9da:	4669      	mov	r1, sp
 800a9dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a9de:	f002 fb15 	bl	800d00c <_svfiprintf_r>
 800a9e2:	1c43      	adds	r3, r0, #1
 800a9e4:	bfbc      	itt	lt
 800a9e6:	238b      	movlt	r3, #139	; 0x8b
 800a9e8:	602b      	strlt	r3, [r5, #0]
 800a9ea:	2c00      	cmp	r4, #0
 800a9ec:	d0e3      	beq.n	800a9b6 <_vsniprintf_r+0x16>
 800a9ee:	9b00      	ldr	r3, [sp, #0]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	701a      	strb	r2, [r3, #0]
 800a9f4:	e7df      	b.n	800a9b6 <_vsniprintf_r+0x16>
	...

0800a9f8 <vsniprintf>:
 800a9f8:	b507      	push	{r0, r1, r2, lr}
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	460a      	mov	r2, r1
 800aa00:	4601      	mov	r1, r0
 800aa02:	4803      	ldr	r0, [pc, #12]	; (800aa10 <vsniprintf+0x18>)
 800aa04:	6800      	ldr	r0, [r0, #0]
 800aa06:	f7ff ffcb 	bl	800a9a0 <_vsniprintf_r>
 800aa0a:	b003      	add	sp, #12
 800aa0c:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa10:	20000668 	.word	0x20000668

0800aa14 <__swbuf_r>:
 800aa14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa16:	460e      	mov	r6, r1
 800aa18:	4614      	mov	r4, r2
 800aa1a:	4605      	mov	r5, r0
 800aa1c:	b118      	cbz	r0, 800aa26 <__swbuf_r+0x12>
 800aa1e:	6983      	ldr	r3, [r0, #24]
 800aa20:	b90b      	cbnz	r3, 800aa26 <__swbuf_r+0x12>
 800aa22:	f001 f84d 	bl	800bac0 <__sinit>
 800aa26:	4b21      	ldr	r3, [pc, #132]	; (800aaac <__swbuf_r+0x98>)
 800aa28:	429c      	cmp	r4, r3
 800aa2a:	d12b      	bne.n	800aa84 <__swbuf_r+0x70>
 800aa2c:	686c      	ldr	r4, [r5, #4]
 800aa2e:	69a3      	ldr	r3, [r4, #24]
 800aa30:	60a3      	str	r3, [r4, #8]
 800aa32:	89a3      	ldrh	r3, [r4, #12]
 800aa34:	071a      	lsls	r2, r3, #28
 800aa36:	d52f      	bpl.n	800aa98 <__swbuf_r+0x84>
 800aa38:	6923      	ldr	r3, [r4, #16]
 800aa3a:	b36b      	cbz	r3, 800aa98 <__swbuf_r+0x84>
 800aa3c:	6923      	ldr	r3, [r4, #16]
 800aa3e:	6820      	ldr	r0, [r4, #0]
 800aa40:	1ac0      	subs	r0, r0, r3
 800aa42:	6963      	ldr	r3, [r4, #20]
 800aa44:	b2f6      	uxtb	r6, r6
 800aa46:	4283      	cmp	r3, r0
 800aa48:	4637      	mov	r7, r6
 800aa4a:	dc04      	bgt.n	800aa56 <__swbuf_r+0x42>
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	4628      	mov	r0, r5
 800aa50:	f000 ffa2 	bl	800b998 <_fflush_r>
 800aa54:	bb30      	cbnz	r0, 800aaa4 <__swbuf_r+0x90>
 800aa56:	68a3      	ldr	r3, [r4, #8]
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	60a3      	str	r3, [r4, #8]
 800aa5c:	6823      	ldr	r3, [r4, #0]
 800aa5e:	1c5a      	adds	r2, r3, #1
 800aa60:	6022      	str	r2, [r4, #0]
 800aa62:	701e      	strb	r6, [r3, #0]
 800aa64:	6963      	ldr	r3, [r4, #20]
 800aa66:	3001      	adds	r0, #1
 800aa68:	4283      	cmp	r3, r0
 800aa6a:	d004      	beq.n	800aa76 <__swbuf_r+0x62>
 800aa6c:	89a3      	ldrh	r3, [r4, #12]
 800aa6e:	07db      	lsls	r3, r3, #31
 800aa70:	d506      	bpl.n	800aa80 <__swbuf_r+0x6c>
 800aa72:	2e0a      	cmp	r6, #10
 800aa74:	d104      	bne.n	800aa80 <__swbuf_r+0x6c>
 800aa76:	4621      	mov	r1, r4
 800aa78:	4628      	mov	r0, r5
 800aa7a:	f000 ff8d 	bl	800b998 <_fflush_r>
 800aa7e:	b988      	cbnz	r0, 800aaa4 <__swbuf_r+0x90>
 800aa80:	4638      	mov	r0, r7
 800aa82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa84:	4b0a      	ldr	r3, [pc, #40]	; (800aab0 <__swbuf_r+0x9c>)
 800aa86:	429c      	cmp	r4, r3
 800aa88:	d101      	bne.n	800aa8e <__swbuf_r+0x7a>
 800aa8a:	68ac      	ldr	r4, [r5, #8]
 800aa8c:	e7cf      	b.n	800aa2e <__swbuf_r+0x1a>
 800aa8e:	4b09      	ldr	r3, [pc, #36]	; (800aab4 <__swbuf_r+0xa0>)
 800aa90:	429c      	cmp	r4, r3
 800aa92:	bf08      	it	eq
 800aa94:	68ec      	ldreq	r4, [r5, #12]
 800aa96:	e7ca      	b.n	800aa2e <__swbuf_r+0x1a>
 800aa98:	4621      	mov	r1, r4
 800aa9a:	4628      	mov	r0, r5
 800aa9c:	f000 f80c 	bl	800aab8 <__swsetup_r>
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	d0cb      	beq.n	800aa3c <__swbuf_r+0x28>
 800aaa4:	f04f 37ff 	mov.w	r7, #4294967295
 800aaa8:	e7ea      	b.n	800aa80 <__swbuf_r+0x6c>
 800aaaa:	bf00      	nop
 800aaac:	0800dd54 	.word	0x0800dd54
 800aab0:	0800dd74 	.word	0x0800dd74
 800aab4:	0800dd34 	.word	0x0800dd34

0800aab8 <__swsetup_r>:
 800aab8:	4b32      	ldr	r3, [pc, #200]	; (800ab84 <__swsetup_r+0xcc>)
 800aaba:	b570      	push	{r4, r5, r6, lr}
 800aabc:	681d      	ldr	r5, [r3, #0]
 800aabe:	4606      	mov	r6, r0
 800aac0:	460c      	mov	r4, r1
 800aac2:	b125      	cbz	r5, 800aace <__swsetup_r+0x16>
 800aac4:	69ab      	ldr	r3, [r5, #24]
 800aac6:	b913      	cbnz	r3, 800aace <__swsetup_r+0x16>
 800aac8:	4628      	mov	r0, r5
 800aaca:	f000 fff9 	bl	800bac0 <__sinit>
 800aace:	4b2e      	ldr	r3, [pc, #184]	; (800ab88 <__swsetup_r+0xd0>)
 800aad0:	429c      	cmp	r4, r3
 800aad2:	d10f      	bne.n	800aaf4 <__swsetup_r+0x3c>
 800aad4:	686c      	ldr	r4, [r5, #4]
 800aad6:	89a3      	ldrh	r3, [r4, #12]
 800aad8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aadc:	0719      	lsls	r1, r3, #28
 800aade:	d42c      	bmi.n	800ab3a <__swsetup_r+0x82>
 800aae0:	06dd      	lsls	r5, r3, #27
 800aae2:	d411      	bmi.n	800ab08 <__swsetup_r+0x50>
 800aae4:	2309      	movs	r3, #9
 800aae6:	6033      	str	r3, [r6, #0]
 800aae8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aaec:	81a3      	strh	r3, [r4, #12]
 800aaee:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf2:	e03e      	b.n	800ab72 <__swsetup_r+0xba>
 800aaf4:	4b25      	ldr	r3, [pc, #148]	; (800ab8c <__swsetup_r+0xd4>)
 800aaf6:	429c      	cmp	r4, r3
 800aaf8:	d101      	bne.n	800aafe <__swsetup_r+0x46>
 800aafa:	68ac      	ldr	r4, [r5, #8]
 800aafc:	e7eb      	b.n	800aad6 <__swsetup_r+0x1e>
 800aafe:	4b24      	ldr	r3, [pc, #144]	; (800ab90 <__swsetup_r+0xd8>)
 800ab00:	429c      	cmp	r4, r3
 800ab02:	bf08      	it	eq
 800ab04:	68ec      	ldreq	r4, [r5, #12]
 800ab06:	e7e6      	b.n	800aad6 <__swsetup_r+0x1e>
 800ab08:	0758      	lsls	r0, r3, #29
 800ab0a:	d512      	bpl.n	800ab32 <__swsetup_r+0x7a>
 800ab0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab0e:	b141      	cbz	r1, 800ab22 <__swsetup_r+0x6a>
 800ab10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab14:	4299      	cmp	r1, r3
 800ab16:	d002      	beq.n	800ab1e <__swsetup_r+0x66>
 800ab18:	4630      	mov	r0, r6
 800ab1a:	f002 f93b 	bl	800cd94 <_free_r>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	6363      	str	r3, [r4, #52]	; 0x34
 800ab22:	89a3      	ldrh	r3, [r4, #12]
 800ab24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ab28:	81a3      	strh	r3, [r4, #12]
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	6063      	str	r3, [r4, #4]
 800ab2e:	6923      	ldr	r3, [r4, #16]
 800ab30:	6023      	str	r3, [r4, #0]
 800ab32:	89a3      	ldrh	r3, [r4, #12]
 800ab34:	f043 0308 	orr.w	r3, r3, #8
 800ab38:	81a3      	strh	r3, [r4, #12]
 800ab3a:	6923      	ldr	r3, [r4, #16]
 800ab3c:	b94b      	cbnz	r3, 800ab52 <__swsetup_r+0x9a>
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ab44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab48:	d003      	beq.n	800ab52 <__swsetup_r+0x9a>
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f001 fbef 	bl	800c330 <__smakebuf_r>
 800ab52:	89a0      	ldrh	r0, [r4, #12]
 800ab54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab58:	f010 0301 	ands.w	r3, r0, #1
 800ab5c:	d00a      	beq.n	800ab74 <__swsetup_r+0xbc>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	60a3      	str	r3, [r4, #8]
 800ab62:	6963      	ldr	r3, [r4, #20]
 800ab64:	425b      	negs	r3, r3
 800ab66:	61a3      	str	r3, [r4, #24]
 800ab68:	6923      	ldr	r3, [r4, #16]
 800ab6a:	b943      	cbnz	r3, 800ab7e <__swsetup_r+0xc6>
 800ab6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab70:	d1ba      	bne.n	800aae8 <__swsetup_r+0x30>
 800ab72:	bd70      	pop	{r4, r5, r6, pc}
 800ab74:	0781      	lsls	r1, r0, #30
 800ab76:	bf58      	it	pl
 800ab78:	6963      	ldrpl	r3, [r4, #20]
 800ab7a:	60a3      	str	r3, [r4, #8]
 800ab7c:	e7f4      	b.n	800ab68 <__swsetup_r+0xb0>
 800ab7e:	2000      	movs	r0, #0
 800ab80:	e7f7      	b.n	800ab72 <__swsetup_r+0xba>
 800ab82:	bf00      	nop
 800ab84:	20000668 	.word	0x20000668
 800ab88:	0800dd54 	.word	0x0800dd54
 800ab8c:	0800dd74 	.word	0x0800dd74
 800ab90:	0800dd34 	.word	0x0800dd34

0800ab94 <quorem>:
 800ab94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab98:	6903      	ldr	r3, [r0, #16]
 800ab9a:	690c      	ldr	r4, [r1, #16]
 800ab9c:	42a3      	cmp	r3, r4
 800ab9e:	4607      	mov	r7, r0
 800aba0:	f2c0 8081 	blt.w	800aca6 <quorem+0x112>
 800aba4:	3c01      	subs	r4, #1
 800aba6:	f101 0814 	add.w	r8, r1, #20
 800abaa:	f100 0514 	add.w	r5, r0, #20
 800abae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800abb2:	9301      	str	r3, [sp, #4]
 800abb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800abb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800abbc:	3301      	adds	r3, #1
 800abbe:	429a      	cmp	r2, r3
 800abc0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800abc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800abc8:	fbb2 f6f3 	udiv	r6, r2, r3
 800abcc:	d331      	bcc.n	800ac32 <quorem+0x9e>
 800abce:	f04f 0e00 	mov.w	lr, #0
 800abd2:	4640      	mov	r0, r8
 800abd4:	46ac      	mov	ip, r5
 800abd6:	46f2      	mov	sl, lr
 800abd8:	f850 2b04 	ldr.w	r2, [r0], #4
 800abdc:	b293      	uxth	r3, r2
 800abde:	fb06 e303 	mla	r3, r6, r3, lr
 800abe2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	ebaa 0303 	sub.w	r3, sl, r3
 800abec:	f8dc a000 	ldr.w	sl, [ip]
 800abf0:	0c12      	lsrs	r2, r2, #16
 800abf2:	fa13 f38a 	uxtah	r3, r3, sl
 800abf6:	fb06 e202 	mla	r2, r6, r2, lr
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	9b00      	ldr	r3, [sp, #0]
 800abfe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ac02:	b292      	uxth	r2, r2
 800ac04:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ac08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ac0c:	f8bd 3000 	ldrh.w	r3, [sp]
 800ac10:	4581      	cmp	r9, r0
 800ac12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac16:	f84c 3b04 	str.w	r3, [ip], #4
 800ac1a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ac1e:	d2db      	bcs.n	800abd8 <quorem+0x44>
 800ac20:	f855 300b 	ldr.w	r3, [r5, fp]
 800ac24:	b92b      	cbnz	r3, 800ac32 <quorem+0x9e>
 800ac26:	9b01      	ldr	r3, [sp, #4]
 800ac28:	3b04      	subs	r3, #4
 800ac2a:	429d      	cmp	r5, r3
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	d32e      	bcc.n	800ac8e <quorem+0xfa>
 800ac30:	613c      	str	r4, [r7, #16]
 800ac32:	4638      	mov	r0, r7
 800ac34:	f001 fea2 	bl	800c97c <__mcmp>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	db24      	blt.n	800ac86 <quorem+0xf2>
 800ac3c:	3601      	adds	r6, #1
 800ac3e:	4628      	mov	r0, r5
 800ac40:	f04f 0c00 	mov.w	ip, #0
 800ac44:	f858 2b04 	ldr.w	r2, [r8], #4
 800ac48:	f8d0 e000 	ldr.w	lr, [r0]
 800ac4c:	b293      	uxth	r3, r2
 800ac4e:	ebac 0303 	sub.w	r3, ip, r3
 800ac52:	0c12      	lsrs	r2, r2, #16
 800ac54:	fa13 f38e 	uxtah	r3, r3, lr
 800ac58:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ac5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac66:	45c1      	cmp	r9, r8
 800ac68:	f840 3b04 	str.w	r3, [r0], #4
 800ac6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ac70:	d2e8      	bcs.n	800ac44 <quorem+0xb0>
 800ac72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac7a:	b922      	cbnz	r2, 800ac86 <quorem+0xf2>
 800ac7c:	3b04      	subs	r3, #4
 800ac7e:	429d      	cmp	r5, r3
 800ac80:	461a      	mov	r2, r3
 800ac82:	d30a      	bcc.n	800ac9a <quorem+0x106>
 800ac84:	613c      	str	r4, [r7, #16]
 800ac86:	4630      	mov	r0, r6
 800ac88:	b003      	add	sp, #12
 800ac8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8e:	6812      	ldr	r2, [r2, #0]
 800ac90:	3b04      	subs	r3, #4
 800ac92:	2a00      	cmp	r2, #0
 800ac94:	d1cc      	bne.n	800ac30 <quorem+0x9c>
 800ac96:	3c01      	subs	r4, #1
 800ac98:	e7c7      	b.n	800ac2a <quorem+0x96>
 800ac9a:	6812      	ldr	r2, [r2, #0]
 800ac9c:	3b04      	subs	r3, #4
 800ac9e:	2a00      	cmp	r2, #0
 800aca0:	d1f0      	bne.n	800ac84 <quorem+0xf0>
 800aca2:	3c01      	subs	r4, #1
 800aca4:	e7eb      	b.n	800ac7e <quorem+0xea>
 800aca6:	2000      	movs	r0, #0
 800aca8:	e7ee      	b.n	800ac88 <quorem+0xf4>
 800acaa:	0000      	movs	r0, r0
 800acac:	0000      	movs	r0, r0
	...

0800acb0 <_dtoa_r>:
 800acb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb4:	ed2d 8b04 	vpush	{d8-d9}
 800acb8:	ec57 6b10 	vmov	r6, r7, d0
 800acbc:	b093      	sub	sp, #76	; 0x4c
 800acbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800acc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800acc4:	9106      	str	r1, [sp, #24]
 800acc6:	ee10 aa10 	vmov	sl, s0
 800acca:	4604      	mov	r4, r0
 800accc:	9209      	str	r2, [sp, #36]	; 0x24
 800acce:	930c      	str	r3, [sp, #48]	; 0x30
 800acd0:	46bb      	mov	fp, r7
 800acd2:	b975      	cbnz	r5, 800acf2 <_dtoa_r+0x42>
 800acd4:	2010      	movs	r0, #16
 800acd6:	f001 fb6b 	bl	800c3b0 <malloc>
 800acda:	4602      	mov	r2, r0
 800acdc:	6260      	str	r0, [r4, #36]	; 0x24
 800acde:	b920      	cbnz	r0, 800acea <_dtoa_r+0x3a>
 800ace0:	4ba7      	ldr	r3, [pc, #668]	; (800af80 <_dtoa_r+0x2d0>)
 800ace2:	21ea      	movs	r1, #234	; 0xea
 800ace4:	48a7      	ldr	r0, [pc, #668]	; (800af84 <_dtoa_r+0x2d4>)
 800ace6:	f002 fc79 	bl	800d5dc <__assert_func>
 800acea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800acee:	6005      	str	r5, [r0, #0]
 800acf0:	60c5      	str	r5, [r0, #12]
 800acf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acf4:	6819      	ldr	r1, [r3, #0]
 800acf6:	b151      	cbz	r1, 800ad0e <_dtoa_r+0x5e>
 800acf8:	685a      	ldr	r2, [r3, #4]
 800acfa:	604a      	str	r2, [r1, #4]
 800acfc:	2301      	movs	r3, #1
 800acfe:	4093      	lsls	r3, r2
 800ad00:	608b      	str	r3, [r1, #8]
 800ad02:	4620      	mov	r0, r4
 800ad04:	f001 fbae 	bl	800c464 <_Bfree>
 800ad08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	601a      	str	r2, [r3, #0]
 800ad0e:	1e3b      	subs	r3, r7, #0
 800ad10:	bfaa      	itet	ge
 800ad12:	2300      	movge	r3, #0
 800ad14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ad18:	f8c8 3000 	strge.w	r3, [r8]
 800ad1c:	4b9a      	ldr	r3, [pc, #616]	; (800af88 <_dtoa_r+0x2d8>)
 800ad1e:	bfbc      	itt	lt
 800ad20:	2201      	movlt	r2, #1
 800ad22:	f8c8 2000 	strlt.w	r2, [r8]
 800ad26:	ea33 030b 	bics.w	r3, r3, fp
 800ad2a:	d11b      	bne.n	800ad64 <_dtoa_r+0xb4>
 800ad2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad2e:	f242 730f 	movw	r3, #9999	; 0x270f
 800ad32:	6013      	str	r3, [r2, #0]
 800ad34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad38:	4333      	orrs	r3, r6
 800ad3a:	f000 8592 	beq.w	800b862 <_dtoa_r+0xbb2>
 800ad3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad40:	b963      	cbnz	r3, 800ad5c <_dtoa_r+0xac>
 800ad42:	4b92      	ldr	r3, [pc, #584]	; (800af8c <_dtoa_r+0x2dc>)
 800ad44:	e022      	b.n	800ad8c <_dtoa_r+0xdc>
 800ad46:	4b92      	ldr	r3, [pc, #584]	; (800af90 <_dtoa_r+0x2e0>)
 800ad48:	9301      	str	r3, [sp, #4]
 800ad4a:	3308      	adds	r3, #8
 800ad4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ad4e:	6013      	str	r3, [r2, #0]
 800ad50:	9801      	ldr	r0, [sp, #4]
 800ad52:	b013      	add	sp, #76	; 0x4c
 800ad54:	ecbd 8b04 	vpop	{d8-d9}
 800ad58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5c:	4b8b      	ldr	r3, [pc, #556]	; (800af8c <_dtoa_r+0x2dc>)
 800ad5e:	9301      	str	r3, [sp, #4]
 800ad60:	3303      	adds	r3, #3
 800ad62:	e7f3      	b.n	800ad4c <_dtoa_r+0x9c>
 800ad64:	2200      	movs	r2, #0
 800ad66:	2300      	movs	r3, #0
 800ad68:	4650      	mov	r0, sl
 800ad6a:	4659      	mov	r1, fp
 800ad6c:	f7f5 feac 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad70:	ec4b ab19 	vmov	d9, sl, fp
 800ad74:	4680      	mov	r8, r0
 800ad76:	b158      	cbz	r0, 800ad90 <_dtoa_r+0xe0>
 800ad78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	6013      	str	r3, [r2, #0]
 800ad7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f000 856b 	beq.w	800b85c <_dtoa_r+0xbac>
 800ad86:	4883      	ldr	r0, [pc, #524]	; (800af94 <_dtoa_r+0x2e4>)
 800ad88:	6018      	str	r0, [r3, #0]
 800ad8a:	1e43      	subs	r3, r0, #1
 800ad8c:	9301      	str	r3, [sp, #4]
 800ad8e:	e7df      	b.n	800ad50 <_dtoa_r+0xa0>
 800ad90:	ec4b ab10 	vmov	d0, sl, fp
 800ad94:	aa10      	add	r2, sp, #64	; 0x40
 800ad96:	a911      	add	r1, sp, #68	; 0x44
 800ad98:	4620      	mov	r0, r4
 800ad9a:	f001 ff11 	bl	800cbc0 <__d2b>
 800ad9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ada2:	ee08 0a10 	vmov	s16, r0
 800ada6:	2d00      	cmp	r5, #0
 800ada8:	f000 8084 	beq.w	800aeb4 <_dtoa_r+0x204>
 800adac:	ee19 3a90 	vmov	r3, s19
 800adb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adb4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800adb8:	4656      	mov	r6, sl
 800adba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800adbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800adc2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800adc6:	4b74      	ldr	r3, [pc, #464]	; (800af98 <_dtoa_r+0x2e8>)
 800adc8:	2200      	movs	r2, #0
 800adca:	4630      	mov	r0, r6
 800adcc:	4639      	mov	r1, r7
 800adce:	f7f5 fa5b 	bl	8000288 <__aeabi_dsub>
 800add2:	a365      	add	r3, pc, #404	; (adr r3, 800af68 <_dtoa_r+0x2b8>)
 800add4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add8:	f7f5 fc0e 	bl	80005f8 <__aeabi_dmul>
 800addc:	a364      	add	r3, pc, #400	; (adr r3, 800af70 <_dtoa_r+0x2c0>)
 800adde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade2:	f7f5 fa53 	bl	800028c <__adddf3>
 800ade6:	4606      	mov	r6, r0
 800ade8:	4628      	mov	r0, r5
 800adea:	460f      	mov	r7, r1
 800adec:	f7f5 fb9a 	bl	8000524 <__aeabi_i2d>
 800adf0:	a361      	add	r3, pc, #388	; (adr r3, 800af78 <_dtoa_r+0x2c8>)
 800adf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf6:	f7f5 fbff 	bl	80005f8 <__aeabi_dmul>
 800adfa:	4602      	mov	r2, r0
 800adfc:	460b      	mov	r3, r1
 800adfe:	4630      	mov	r0, r6
 800ae00:	4639      	mov	r1, r7
 800ae02:	f7f5 fa43 	bl	800028c <__adddf3>
 800ae06:	4606      	mov	r6, r0
 800ae08:	460f      	mov	r7, r1
 800ae0a:	f7f5 fea5 	bl	8000b58 <__aeabi_d2iz>
 800ae0e:	2200      	movs	r2, #0
 800ae10:	9000      	str	r0, [sp, #0]
 800ae12:	2300      	movs	r3, #0
 800ae14:	4630      	mov	r0, r6
 800ae16:	4639      	mov	r1, r7
 800ae18:	f7f5 fe60 	bl	8000adc <__aeabi_dcmplt>
 800ae1c:	b150      	cbz	r0, 800ae34 <_dtoa_r+0x184>
 800ae1e:	9800      	ldr	r0, [sp, #0]
 800ae20:	f7f5 fb80 	bl	8000524 <__aeabi_i2d>
 800ae24:	4632      	mov	r2, r6
 800ae26:	463b      	mov	r3, r7
 800ae28:	f7f5 fe4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae2c:	b910      	cbnz	r0, 800ae34 <_dtoa_r+0x184>
 800ae2e:	9b00      	ldr	r3, [sp, #0]
 800ae30:	3b01      	subs	r3, #1
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	9b00      	ldr	r3, [sp, #0]
 800ae36:	2b16      	cmp	r3, #22
 800ae38:	d85a      	bhi.n	800aef0 <_dtoa_r+0x240>
 800ae3a:	9a00      	ldr	r2, [sp, #0]
 800ae3c:	4b57      	ldr	r3, [pc, #348]	; (800af9c <_dtoa_r+0x2ec>)
 800ae3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae46:	ec51 0b19 	vmov	r0, r1, d9
 800ae4a:	f7f5 fe47 	bl	8000adc <__aeabi_dcmplt>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	d050      	beq.n	800aef4 <_dtoa_r+0x244>
 800ae52:	9b00      	ldr	r3, [sp, #0]
 800ae54:	3b01      	subs	r3, #1
 800ae56:	9300      	str	r3, [sp, #0]
 800ae58:	2300      	movs	r3, #0
 800ae5a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae5e:	1b5d      	subs	r5, r3, r5
 800ae60:	1e6b      	subs	r3, r5, #1
 800ae62:	9305      	str	r3, [sp, #20]
 800ae64:	bf45      	ittet	mi
 800ae66:	f1c5 0301 	rsbmi	r3, r5, #1
 800ae6a:	9304      	strmi	r3, [sp, #16]
 800ae6c:	2300      	movpl	r3, #0
 800ae6e:	2300      	movmi	r3, #0
 800ae70:	bf4c      	ite	mi
 800ae72:	9305      	strmi	r3, [sp, #20]
 800ae74:	9304      	strpl	r3, [sp, #16]
 800ae76:	9b00      	ldr	r3, [sp, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	db3d      	blt.n	800aef8 <_dtoa_r+0x248>
 800ae7c:	9b05      	ldr	r3, [sp, #20]
 800ae7e:	9a00      	ldr	r2, [sp, #0]
 800ae80:	920a      	str	r2, [sp, #40]	; 0x28
 800ae82:	4413      	add	r3, r2
 800ae84:	9305      	str	r3, [sp, #20]
 800ae86:	2300      	movs	r3, #0
 800ae88:	9307      	str	r3, [sp, #28]
 800ae8a:	9b06      	ldr	r3, [sp, #24]
 800ae8c:	2b09      	cmp	r3, #9
 800ae8e:	f200 8089 	bhi.w	800afa4 <_dtoa_r+0x2f4>
 800ae92:	2b05      	cmp	r3, #5
 800ae94:	bfc4      	itt	gt
 800ae96:	3b04      	subgt	r3, #4
 800ae98:	9306      	strgt	r3, [sp, #24]
 800ae9a:	9b06      	ldr	r3, [sp, #24]
 800ae9c:	f1a3 0302 	sub.w	r3, r3, #2
 800aea0:	bfcc      	ite	gt
 800aea2:	2500      	movgt	r5, #0
 800aea4:	2501      	movle	r5, #1
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	f200 8087 	bhi.w	800afba <_dtoa_r+0x30a>
 800aeac:	e8df f003 	tbb	[pc, r3]
 800aeb0:	59383a2d 	.word	0x59383a2d
 800aeb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800aeb8:	441d      	add	r5, r3
 800aeba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800aebe:	2b20      	cmp	r3, #32
 800aec0:	bfc1      	itttt	gt
 800aec2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aec6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800aeca:	fa0b f303 	lslgt.w	r3, fp, r3
 800aece:	fa26 f000 	lsrgt.w	r0, r6, r0
 800aed2:	bfda      	itte	le
 800aed4:	f1c3 0320 	rsble	r3, r3, #32
 800aed8:	fa06 f003 	lslle.w	r0, r6, r3
 800aedc:	4318      	orrgt	r0, r3
 800aede:	f7f5 fb11 	bl	8000504 <__aeabi_ui2d>
 800aee2:	2301      	movs	r3, #1
 800aee4:	4606      	mov	r6, r0
 800aee6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800aeea:	3d01      	subs	r5, #1
 800aeec:	930e      	str	r3, [sp, #56]	; 0x38
 800aeee:	e76a      	b.n	800adc6 <_dtoa_r+0x116>
 800aef0:	2301      	movs	r3, #1
 800aef2:	e7b2      	b.n	800ae5a <_dtoa_r+0x1aa>
 800aef4:	900b      	str	r0, [sp, #44]	; 0x2c
 800aef6:	e7b1      	b.n	800ae5c <_dtoa_r+0x1ac>
 800aef8:	9b04      	ldr	r3, [sp, #16]
 800aefa:	9a00      	ldr	r2, [sp, #0]
 800aefc:	1a9b      	subs	r3, r3, r2
 800aefe:	9304      	str	r3, [sp, #16]
 800af00:	4253      	negs	r3, r2
 800af02:	9307      	str	r3, [sp, #28]
 800af04:	2300      	movs	r3, #0
 800af06:	930a      	str	r3, [sp, #40]	; 0x28
 800af08:	e7bf      	b.n	800ae8a <_dtoa_r+0x1da>
 800af0a:	2300      	movs	r3, #0
 800af0c:	9308      	str	r3, [sp, #32]
 800af0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af10:	2b00      	cmp	r3, #0
 800af12:	dc55      	bgt.n	800afc0 <_dtoa_r+0x310>
 800af14:	2301      	movs	r3, #1
 800af16:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800af1a:	461a      	mov	r2, r3
 800af1c:	9209      	str	r2, [sp, #36]	; 0x24
 800af1e:	e00c      	b.n	800af3a <_dtoa_r+0x28a>
 800af20:	2301      	movs	r3, #1
 800af22:	e7f3      	b.n	800af0c <_dtoa_r+0x25c>
 800af24:	2300      	movs	r3, #0
 800af26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af28:	9308      	str	r3, [sp, #32]
 800af2a:	9b00      	ldr	r3, [sp, #0]
 800af2c:	4413      	add	r3, r2
 800af2e:	9302      	str	r3, [sp, #8]
 800af30:	3301      	adds	r3, #1
 800af32:	2b01      	cmp	r3, #1
 800af34:	9303      	str	r3, [sp, #12]
 800af36:	bfb8      	it	lt
 800af38:	2301      	movlt	r3, #1
 800af3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800af3c:	2200      	movs	r2, #0
 800af3e:	6042      	str	r2, [r0, #4]
 800af40:	2204      	movs	r2, #4
 800af42:	f102 0614 	add.w	r6, r2, #20
 800af46:	429e      	cmp	r6, r3
 800af48:	6841      	ldr	r1, [r0, #4]
 800af4a:	d93d      	bls.n	800afc8 <_dtoa_r+0x318>
 800af4c:	4620      	mov	r0, r4
 800af4e:	f001 fa49 	bl	800c3e4 <_Balloc>
 800af52:	9001      	str	r0, [sp, #4]
 800af54:	2800      	cmp	r0, #0
 800af56:	d13b      	bne.n	800afd0 <_dtoa_r+0x320>
 800af58:	4b11      	ldr	r3, [pc, #68]	; (800afa0 <_dtoa_r+0x2f0>)
 800af5a:	4602      	mov	r2, r0
 800af5c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800af60:	e6c0      	b.n	800ace4 <_dtoa_r+0x34>
 800af62:	2301      	movs	r3, #1
 800af64:	e7df      	b.n	800af26 <_dtoa_r+0x276>
 800af66:	bf00      	nop
 800af68:	636f4361 	.word	0x636f4361
 800af6c:	3fd287a7 	.word	0x3fd287a7
 800af70:	8b60c8b3 	.word	0x8b60c8b3
 800af74:	3fc68a28 	.word	0x3fc68a28
 800af78:	509f79fb 	.word	0x509f79fb
 800af7c:	3fd34413 	.word	0x3fd34413
 800af80:	0800dcae 	.word	0x0800dcae
 800af84:	0800dcc5 	.word	0x0800dcc5
 800af88:	7ff00000 	.word	0x7ff00000
 800af8c:	0800dcaa 	.word	0x0800dcaa
 800af90:	0800dca1 	.word	0x0800dca1
 800af94:	0800db21 	.word	0x0800db21
 800af98:	3ff80000 	.word	0x3ff80000
 800af9c:	0800de98 	.word	0x0800de98
 800afa0:	0800dd20 	.word	0x0800dd20
 800afa4:	2501      	movs	r5, #1
 800afa6:	2300      	movs	r3, #0
 800afa8:	9306      	str	r3, [sp, #24]
 800afaa:	9508      	str	r5, [sp, #32]
 800afac:	f04f 33ff 	mov.w	r3, #4294967295
 800afb0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800afb4:	2200      	movs	r2, #0
 800afb6:	2312      	movs	r3, #18
 800afb8:	e7b0      	b.n	800af1c <_dtoa_r+0x26c>
 800afba:	2301      	movs	r3, #1
 800afbc:	9308      	str	r3, [sp, #32]
 800afbe:	e7f5      	b.n	800afac <_dtoa_r+0x2fc>
 800afc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afc2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800afc6:	e7b8      	b.n	800af3a <_dtoa_r+0x28a>
 800afc8:	3101      	adds	r1, #1
 800afca:	6041      	str	r1, [r0, #4]
 800afcc:	0052      	lsls	r2, r2, #1
 800afce:	e7b8      	b.n	800af42 <_dtoa_r+0x292>
 800afd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afd2:	9a01      	ldr	r2, [sp, #4]
 800afd4:	601a      	str	r2, [r3, #0]
 800afd6:	9b03      	ldr	r3, [sp, #12]
 800afd8:	2b0e      	cmp	r3, #14
 800afda:	f200 809d 	bhi.w	800b118 <_dtoa_r+0x468>
 800afde:	2d00      	cmp	r5, #0
 800afe0:	f000 809a 	beq.w	800b118 <_dtoa_r+0x468>
 800afe4:	9b00      	ldr	r3, [sp, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	dd32      	ble.n	800b050 <_dtoa_r+0x3a0>
 800afea:	4ab7      	ldr	r2, [pc, #732]	; (800b2c8 <_dtoa_r+0x618>)
 800afec:	f003 030f 	and.w	r3, r3, #15
 800aff0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aff4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aff8:	9b00      	ldr	r3, [sp, #0]
 800affa:	05d8      	lsls	r0, r3, #23
 800affc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b000:	d516      	bpl.n	800b030 <_dtoa_r+0x380>
 800b002:	4bb2      	ldr	r3, [pc, #712]	; (800b2cc <_dtoa_r+0x61c>)
 800b004:	ec51 0b19 	vmov	r0, r1, d9
 800b008:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b00c:	f7f5 fc1e 	bl	800084c <__aeabi_ddiv>
 800b010:	f007 070f 	and.w	r7, r7, #15
 800b014:	4682      	mov	sl, r0
 800b016:	468b      	mov	fp, r1
 800b018:	2503      	movs	r5, #3
 800b01a:	4eac      	ldr	r6, [pc, #688]	; (800b2cc <_dtoa_r+0x61c>)
 800b01c:	b957      	cbnz	r7, 800b034 <_dtoa_r+0x384>
 800b01e:	4642      	mov	r2, r8
 800b020:	464b      	mov	r3, r9
 800b022:	4650      	mov	r0, sl
 800b024:	4659      	mov	r1, fp
 800b026:	f7f5 fc11 	bl	800084c <__aeabi_ddiv>
 800b02a:	4682      	mov	sl, r0
 800b02c:	468b      	mov	fp, r1
 800b02e:	e028      	b.n	800b082 <_dtoa_r+0x3d2>
 800b030:	2502      	movs	r5, #2
 800b032:	e7f2      	b.n	800b01a <_dtoa_r+0x36a>
 800b034:	07f9      	lsls	r1, r7, #31
 800b036:	d508      	bpl.n	800b04a <_dtoa_r+0x39a>
 800b038:	4640      	mov	r0, r8
 800b03a:	4649      	mov	r1, r9
 800b03c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b040:	f7f5 fada 	bl	80005f8 <__aeabi_dmul>
 800b044:	3501      	adds	r5, #1
 800b046:	4680      	mov	r8, r0
 800b048:	4689      	mov	r9, r1
 800b04a:	107f      	asrs	r7, r7, #1
 800b04c:	3608      	adds	r6, #8
 800b04e:	e7e5      	b.n	800b01c <_dtoa_r+0x36c>
 800b050:	f000 809b 	beq.w	800b18a <_dtoa_r+0x4da>
 800b054:	9b00      	ldr	r3, [sp, #0]
 800b056:	4f9d      	ldr	r7, [pc, #628]	; (800b2cc <_dtoa_r+0x61c>)
 800b058:	425e      	negs	r6, r3
 800b05a:	4b9b      	ldr	r3, [pc, #620]	; (800b2c8 <_dtoa_r+0x618>)
 800b05c:	f006 020f 	and.w	r2, r6, #15
 800b060:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b068:	ec51 0b19 	vmov	r0, r1, d9
 800b06c:	f7f5 fac4 	bl	80005f8 <__aeabi_dmul>
 800b070:	1136      	asrs	r6, r6, #4
 800b072:	4682      	mov	sl, r0
 800b074:	468b      	mov	fp, r1
 800b076:	2300      	movs	r3, #0
 800b078:	2502      	movs	r5, #2
 800b07a:	2e00      	cmp	r6, #0
 800b07c:	d17a      	bne.n	800b174 <_dtoa_r+0x4c4>
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1d3      	bne.n	800b02a <_dtoa_r+0x37a>
 800b082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b084:	2b00      	cmp	r3, #0
 800b086:	f000 8082 	beq.w	800b18e <_dtoa_r+0x4de>
 800b08a:	4b91      	ldr	r3, [pc, #580]	; (800b2d0 <_dtoa_r+0x620>)
 800b08c:	2200      	movs	r2, #0
 800b08e:	4650      	mov	r0, sl
 800b090:	4659      	mov	r1, fp
 800b092:	f7f5 fd23 	bl	8000adc <__aeabi_dcmplt>
 800b096:	2800      	cmp	r0, #0
 800b098:	d079      	beq.n	800b18e <_dtoa_r+0x4de>
 800b09a:	9b03      	ldr	r3, [sp, #12]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d076      	beq.n	800b18e <_dtoa_r+0x4de>
 800b0a0:	9b02      	ldr	r3, [sp, #8]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	dd36      	ble.n	800b114 <_dtoa_r+0x464>
 800b0a6:	9b00      	ldr	r3, [sp, #0]
 800b0a8:	4650      	mov	r0, sl
 800b0aa:	4659      	mov	r1, fp
 800b0ac:	1e5f      	subs	r7, r3, #1
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	4b88      	ldr	r3, [pc, #544]	; (800b2d4 <_dtoa_r+0x624>)
 800b0b2:	f7f5 faa1 	bl	80005f8 <__aeabi_dmul>
 800b0b6:	9e02      	ldr	r6, [sp, #8]
 800b0b8:	4682      	mov	sl, r0
 800b0ba:	468b      	mov	fp, r1
 800b0bc:	3501      	adds	r5, #1
 800b0be:	4628      	mov	r0, r5
 800b0c0:	f7f5 fa30 	bl	8000524 <__aeabi_i2d>
 800b0c4:	4652      	mov	r2, sl
 800b0c6:	465b      	mov	r3, fp
 800b0c8:	f7f5 fa96 	bl	80005f8 <__aeabi_dmul>
 800b0cc:	4b82      	ldr	r3, [pc, #520]	; (800b2d8 <_dtoa_r+0x628>)
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f7f5 f8dc 	bl	800028c <__adddf3>
 800b0d4:	46d0      	mov	r8, sl
 800b0d6:	46d9      	mov	r9, fp
 800b0d8:	4682      	mov	sl, r0
 800b0da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b0de:	2e00      	cmp	r6, #0
 800b0e0:	d158      	bne.n	800b194 <_dtoa_r+0x4e4>
 800b0e2:	4b7e      	ldr	r3, [pc, #504]	; (800b2dc <_dtoa_r+0x62c>)
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	4640      	mov	r0, r8
 800b0e8:	4649      	mov	r1, r9
 800b0ea:	f7f5 f8cd 	bl	8000288 <__aeabi_dsub>
 800b0ee:	4652      	mov	r2, sl
 800b0f0:	465b      	mov	r3, fp
 800b0f2:	4680      	mov	r8, r0
 800b0f4:	4689      	mov	r9, r1
 800b0f6:	f7f5 fd0f 	bl	8000b18 <__aeabi_dcmpgt>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	f040 8295 	bne.w	800b62a <_dtoa_r+0x97a>
 800b100:	4652      	mov	r2, sl
 800b102:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b106:	4640      	mov	r0, r8
 800b108:	4649      	mov	r1, r9
 800b10a:	f7f5 fce7 	bl	8000adc <__aeabi_dcmplt>
 800b10e:	2800      	cmp	r0, #0
 800b110:	f040 8289 	bne.w	800b626 <_dtoa_r+0x976>
 800b114:	ec5b ab19 	vmov	sl, fp, d9
 800b118:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f2c0 8148 	blt.w	800b3b0 <_dtoa_r+0x700>
 800b120:	9a00      	ldr	r2, [sp, #0]
 800b122:	2a0e      	cmp	r2, #14
 800b124:	f300 8144 	bgt.w	800b3b0 <_dtoa_r+0x700>
 800b128:	4b67      	ldr	r3, [pc, #412]	; (800b2c8 <_dtoa_r+0x618>)
 800b12a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b12e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b134:	2b00      	cmp	r3, #0
 800b136:	f280 80d5 	bge.w	800b2e4 <_dtoa_r+0x634>
 800b13a:	9b03      	ldr	r3, [sp, #12]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f300 80d1 	bgt.w	800b2e4 <_dtoa_r+0x634>
 800b142:	f040 826f 	bne.w	800b624 <_dtoa_r+0x974>
 800b146:	4b65      	ldr	r3, [pc, #404]	; (800b2dc <_dtoa_r+0x62c>)
 800b148:	2200      	movs	r2, #0
 800b14a:	4640      	mov	r0, r8
 800b14c:	4649      	mov	r1, r9
 800b14e:	f7f5 fa53 	bl	80005f8 <__aeabi_dmul>
 800b152:	4652      	mov	r2, sl
 800b154:	465b      	mov	r3, fp
 800b156:	f7f5 fcd5 	bl	8000b04 <__aeabi_dcmpge>
 800b15a:	9e03      	ldr	r6, [sp, #12]
 800b15c:	4637      	mov	r7, r6
 800b15e:	2800      	cmp	r0, #0
 800b160:	f040 8245 	bne.w	800b5ee <_dtoa_r+0x93e>
 800b164:	9d01      	ldr	r5, [sp, #4]
 800b166:	2331      	movs	r3, #49	; 0x31
 800b168:	f805 3b01 	strb.w	r3, [r5], #1
 800b16c:	9b00      	ldr	r3, [sp, #0]
 800b16e:	3301      	adds	r3, #1
 800b170:	9300      	str	r3, [sp, #0]
 800b172:	e240      	b.n	800b5f6 <_dtoa_r+0x946>
 800b174:	07f2      	lsls	r2, r6, #31
 800b176:	d505      	bpl.n	800b184 <_dtoa_r+0x4d4>
 800b178:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b17c:	f7f5 fa3c 	bl	80005f8 <__aeabi_dmul>
 800b180:	3501      	adds	r5, #1
 800b182:	2301      	movs	r3, #1
 800b184:	1076      	asrs	r6, r6, #1
 800b186:	3708      	adds	r7, #8
 800b188:	e777      	b.n	800b07a <_dtoa_r+0x3ca>
 800b18a:	2502      	movs	r5, #2
 800b18c:	e779      	b.n	800b082 <_dtoa_r+0x3d2>
 800b18e:	9f00      	ldr	r7, [sp, #0]
 800b190:	9e03      	ldr	r6, [sp, #12]
 800b192:	e794      	b.n	800b0be <_dtoa_r+0x40e>
 800b194:	9901      	ldr	r1, [sp, #4]
 800b196:	4b4c      	ldr	r3, [pc, #304]	; (800b2c8 <_dtoa_r+0x618>)
 800b198:	4431      	add	r1, r6
 800b19a:	910d      	str	r1, [sp, #52]	; 0x34
 800b19c:	9908      	ldr	r1, [sp, #32]
 800b19e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b1a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b1a6:	2900      	cmp	r1, #0
 800b1a8:	d043      	beq.n	800b232 <_dtoa_r+0x582>
 800b1aa:	494d      	ldr	r1, [pc, #308]	; (800b2e0 <_dtoa_r+0x630>)
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	f7f5 fb4d 	bl	800084c <__aeabi_ddiv>
 800b1b2:	4652      	mov	r2, sl
 800b1b4:	465b      	mov	r3, fp
 800b1b6:	f7f5 f867 	bl	8000288 <__aeabi_dsub>
 800b1ba:	9d01      	ldr	r5, [sp, #4]
 800b1bc:	4682      	mov	sl, r0
 800b1be:	468b      	mov	fp, r1
 800b1c0:	4649      	mov	r1, r9
 800b1c2:	4640      	mov	r0, r8
 800b1c4:	f7f5 fcc8 	bl	8000b58 <__aeabi_d2iz>
 800b1c8:	4606      	mov	r6, r0
 800b1ca:	f7f5 f9ab 	bl	8000524 <__aeabi_i2d>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	4640      	mov	r0, r8
 800b1d4:	4649      	mov	r1, r9
 800b1d6:	f7f5 f857 	bl	8000288 <__aeabi_dsub>
 800b1da:	3630      	adds	r6, #48	; 0x30
 800b1dc:	f805 6b01 	strb.w	r6, [r5], #1
 800b1e0:	4652      	mov	r2, sl
 800b1e2:	465b      	mov	r3, fp
 800b1e4:	4680      	mov	r8, r0
 800b1e6:	4689      	mov	r9, r1
 800b1e8:	f7f5 fc78 	bl	8000adc <__aeabi_dcmplt>
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	d163      	bne.n	800b2b8 <_dtoa_r+0x608>
 800b1f0:	4642      	mov	r2, r8
 800b1f2:	464b      	mov	r3, r9
 800b1f4:	4936      	ldr	r1, [pc, #216]	; (800b2d0 <_dtoa_r+0x620>)
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	f7f5 f846 	bl	8000288 <__aeabi_dsub>
 800b1fc:	4652      	mov	r2, sl
 800b1fe:	465b      	mov	r3, fp
 800b200:	f7f5 fc6c 	bl	8000adc <__aeabi_dcmplt>
 800b204:	2800      	cmp	r0, #0
 800b206:	f040 80b5 	bne.w	800b374 <_dtoa_r+0x6c4>
 800b20a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b20c:	429d      	cmp	r5, r3
 800b20e:	d081      	beq.n	800b114 <_dtoa_r+0x464>
 800b210:	4b30      	ldr	r3, [pc, #192]	; (800b2d4 <_dtoa_r+0x624>)
 800b212:	2200      	movs	r2, #0
 800b214:	4650      	mov	r0, sl
 800b216:	4659      	mov	r1, fp
 800b218:	f7f5 f9ee 	bl	80005f8 <__aeabi_dmul>
 800b21c:	4b2d      	ldr	r3, [pc, #180]	; (800b2d4 <_dtoa_r+0x624>)
 800b21e:	4682      	mov	sl, r0
 800b220:	468b      	mov	fp, r1
 800b222:	4640      	mov	r0, r8
 800b224:	4649      	mov	r1, r9
 800b226:	2200      	movs	r2, #0
 800b228:	f7f5 f9e6 	bl	80005f8 <__aeabi_dmul>
 800b22c:	4680      	mov	r8, r0
 800b22e:	4689      	mov	r9, r1
 800b230:	e7c6      	b.n	800b1c0 <_dtoa_r+0x510>
 800b232:	4650      	mov	r0, sl
 800b234:	4659      	mov	r1, fp
 800b236:	f7f5 f9df 	bl	80005f8 <__aeabi_dmul>
 800b23a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b23c:	9d01      	ldr	r5, [sp, #4]
 800b23e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b240:	4682      	mov	sl, r0
 800b242:	468b      	mov	fp, r1
 800b244:	4649      	mov	r1, r9
 800b246:	4640      	mov	r0, r8
 800b248:	f7f5 fc86 	bl	8000b58 <__aeabi_d2iz>
 800b24c:	4606      	mov	r6, r0
 800b24e:	f7f5 f969 	bl	8000524 <__aeabi_i2d>
 800b252:	3630      	adds	r6, #48	; 0x30
 800b254:	4602      	mov	r2, r0
 800b256:	460b      	mov	r3, r1
 800b258:	4640      	mov	r0, r8
 800b25a:	4649      	mov	r1, r9
 800b25c:	f7f5 f814 	bl	8000288 <__aeabi_dsub>
 800b260:	f805 6b01 	strb.w	r6, [r5], #1
 800b264:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b266:	429d      	cmp	r5, r3
 800b268:	4680      	mov	r8, r0
 800b26a:	4689      	mov	r9, r1
 800b26c:	f04f 0200 	mov.w	r2, #0
 800b270:	d124      	bne.n	800b2bc <_dtoa_r+0x60c>
 800b272:	4b1b      	ldr	r3, [pc, #108]	; (800b2e0 <_dtoa_r+0x630>)
 800b274:	4650      	mov	r0, sl
 800b276:	4659      	mov	r1, fp
 800b278:	f7f5 f808 	bl	800028c <__adddf3>
 800b27c:	4602      	mov	r2, r0
 800b27e:	460b      	mov	r3, r1
 800b280:	4640      	mov	r0, r8
 800b282:	4649      	mov	r1, r9
 800b284:	f7f5 fc48 	bl	8000b18 <__aeabi_dcmpgt>
 800b288:	2800      	cmp	r0, #0
 800b28a:	d173      	bne.n	800b374 <_dtoa_r+0x6c4>
 800b28c:	4652      	mov	r2, sl
 800b28e:	465b      	mov	r3, fp
 800b290:	4913      	ldr	r1, [pc, #76]	; (800b2e0 <_dtoa_r+0x630>)
 800b292:	2000      	movs	r0, #0
 800b294:	f7f4 fff8 	bl	8000288 <__aeabi_dsub>
 800b298:	4602      	mov	r2, r0
 800b29a:	460b      	mov	r3, r1
 800b29c:	4640      	mov	r0, r8
 800b29e:	4649      	mov	r1, r9
 800b2a0:	f7f5 fc1c 	bl	8000adc <__aeabi_dcmplt>
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	f43f af35 	beq.w	800b114 <_dtoa_r+0x464>
 800b2aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b2ac:	1e6b      	subs	r3, r5, #1
 800b2ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800b2b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b2b4:	2b30      	cmp	r3, #48	; 0x30
 800b2b6:	d0f8      	beq.n	800b2aa <_dtoa_r+0x5fa>
 800b2b8:	9700      	str	r7, [sp, #0]
 800b2ba:	e049      	b.n	800b350 <_dtoa_r+0x6a0>
 800b2bc:	4b05      	ldr	r3, [pc, #20]	; (800b2d4 <_dtoa_r+0x624>)
 800b2be:	f7f5 f99b 	bl	80005f8 <__aeabi_dmul>
 800b2c2:	4680      	mov	r8, r0
 800b2c4:	4689      	mov	r9, r1
 800b2c6:	e7bd      	b.n	800b244 <_dtoa_r+0x594>
 800b2c8:	0800de98 	.word	0x0800de98
 800b2cc:	0800de70 	.word	0x0800de70
 800b2d0:	3ff00000 	.word	0x3ff00000
 800b2d4:	40240000 	.word	0x40240000
 800b2d8:	401c0000 	.word	0x401c0000
 800b2dc:	40140000 	.word	0x40140000
 800b2e0:	3fe00000 	.word	0x3fe00000
 800b2e4:	9d01      	ldr	r5, [sp, #4]
 800b2e6:	4656      	mov	r6, sl
 800b2e8:	465f      	mov	r7, fp
 800b2ea:	4642      	mov	r2, r8
 800b2ec:	464b      	mov	r3, r9
 800b2ee:	4630      	mov	r0, r6
 800b2f0:	4639      	mov	r1, r7
 800b2f2:	f7f5 faab 	bl	800084c <__aeabi_ddiv>
 800b2f6:	f7f5 fc2f 	bl	8000b58 <__aeabi_d2iz>
 800b2fa:	4682      	mov	sl, r0
 800b2fc:	f7f5 f912 	bl	8000524 <__aeabi_i2d>
 800b300:	4642      	mov	r2, r8
 800b302:	464b      	mov	r3, r9
 800b304:	f7f5 f978 	bl	80005f8 <__aeabi_dmul>
 800b308:	4602      	mov	r2, r0
 800b30a:	460b      	mov	r3, r1
 800b30c:	4630      	mov	r0, r6
 800b30e:	4639      	mov	r1, r7
 800b310:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b314:	f7f4 ffb8 	bl	8000288 <__aeabi_dsub>
 800b318:	f805 6b01 	strb.w	r6, [r5], #1
 800b31c:	9e01      	ldr	r6, [sp, #4]
 800b31e:	9f03      	ldr	r7, [sp, #12]
 800b320:	1bae      	subs	r6, r5, r6
 800b322:	42b7      	cmp	r7, r6
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	d135      	bne.n	800b396 <_dtoa_r+0x6e6>
 800b32a:	f7f4 ffaf 	bl	800028c <__adddf3>
 800b32e:	4642      	mov	r2, r8
 800b330:	464b      	mov	r3, r9
 800b332:	4606      	mov	r6, r0
 800b334:	460f      	mov	r7, r1
 800b336:	f7f5 fbef 	bl	8000b18 <__aeabi_dcmpgt>
 800b33a:	b9d0      	cbnz	r0, 800b372 <_dtoa_r+0x6c2>
 800b33c:	4642      	mov	r2, r8
 800b33e:	464b      	mov	r3, r9
 800b340:	4630      	mov	r0, r6
 800b342:	4639      	mov	r1, r7
 800b344:	f7f5 fbc0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b348:	b110      	cbz	r0, 800b350 <_dtoa_r+0x6a0>
 800b34a:	f01a 0f01 	tst.w	sl, #1
 800b34e:	d110      	bne.n	800b372 <_dtoa_r+0x6c2>
 800b350:	4620      	mov	r0, r4
 800b352:	ee18 1a10 	vmov	r1, s16
 800b356:	f001 f885 	bl	800c464 <_Bfree>
 800b35a:	2300      	movs	r3, #0
 800b35c:	9800      	ldr	r0, [sp, #0]
 800b35e:	702b      	strb	r3, [r5, #0]
 800b360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b362:	3001      	adds	r0, #1
 800b364:	6018      	str	r0, [r3, #0]
 800b366:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f43f acf1 	beq.w	800ad50 <_dtoa_r+0xa0>
 800b36e:	601d      	str	r5, [r3, #0]
 800b370:	e4ee      	b.n	800ad50 <_dtoa_r+0xa0>
 800b372:	9f00      	ldr	r7, [sp, #0]
 800b374:	462b      	mov	r3, r5
 800b376:	461d      	mov	r5, r3
 800b378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b37c:	2a39      	cmp	r2, #57	; 0x39
 800b37e:	d106      	bne.n	800b38e <_dtoa_r+0x6de>
 800b380:	9a01      	ldr	r2, [sp, #4]
 800b382:	429a      	cmp	r2, r3
 800b384:	d1f7      	bne.n	800b376 <_dtoa_r+0x6c6>
 800b386:	9901      	ldr	r1, [sp, #4]
 800b388:	2230      	movs	r2, #48	; 0x30
 800b38a:	3701      	adds	r7, #1
 800b38c:	700a      	strb	r2, [r1, #0]
 800b38e:	781a      	ldrb	r2, [r3, #0]
 800b390:	3201      	adds	r2, #1
 800b392:	701a      	strb	r2, [r3, #0]
 800b394:	e790      	b.n	800b2b8 <_dtoa_r+0x608>
 800b396:	4ba6      	ldr	r3, [pc, #664]	; (800b630 <_dtoa_r+0x980>)
 800b398:	2200      	movs	r2, #0
 800b39a:	f7f5 f92d 	bl	80005f8 <__aeabi_dmul>
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	460f      	mov	r7, r1
 800b3a6:	f7f5 fb8f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3aa:	2800      	cmp	r0, #0
 800b3ac:	d09d      	beq.n	800b2ea <_dtoa_r+0x63a>
 800b3ae:	e7cf      	b.n	800b350 <_dtoa_r+0x6a0>
 800b3b0:	9a08      	ldr	r2, [sp, #32]
 800b3b2:	2a00      	cmp	r2, #0
 800b3b4:	f000 80d7 	beq.w	800b566 <_dtoa_r+0x8b6>
 800b3b8:	9a06      	ldr	r2, [sp, #24]
 800b3ba:	2a01      	cmp	r2, #1
 800b3bc:	f300 80ba 	bgt.w	800b534 <_dtoa_r+0x884>
 800b3c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3c2:	2a00      	cmp	r2, #0
 800b3c4:	f000 80b2 	beq.w	800b52c <_dtoa_r+0x87c>
 800b3c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b3cc:	9e07      	ldr	r6, [sp, #28]
 800b3ce:	9d04      	ldr	r5, [sp, #16]
 800b3d0:	9a04      	ldr	r2, [sp, #16]
 800b3d2:	441a      	add	r2, r3
 800b3d4:	9204      	str	r2, [sp, #16]
 800b3d6:	9a05      	ldr	r2, [sp, #20]
 800b3d8:	2101      	movs	r1, #1
 800b3da:	441a      	add	r2, r3
 800b3dc:	4620      	mov	r0, r4
 800b3de:	9205      	str	r2, [sp, #20]
 800b3e0:	f001 f942 	bl	800c668 <__i2b>
 800b3e4:	4607      	mov	r7, r0
 800b3e6:	2d00      	cmp	r5, #0
 800b3e8:	dd0c      	ble.n	800b404 <_dtoa_r+0x754>
 800b3ea:	9b05      	ldr	r3, [sp, #20]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	dd09      	ble.n	800b404 <_dtoa_r+0x754>
 800b3f0:	42ab      	cmp	r3, r5
 800b3f2:	9a04      	ldr	r2, [sp, #16]
 800b3f4:	bfa8      	it	ge
 800b3f6:	462b      	movge	r3, r5
 800b3f8:	1ad2      	subs	r2, r2, r3
 800b3fa:	9204      	str	r2, [sp, #16]
 800b3fc:	9a05      	ldr	r2, [sp, #20]
 800b3fe:	1aed      	subs	r5, r5, r3
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	9305      	str	r3, [sp, #20]
 800b404:	9b07      	ldr	r3, [sp, #28]
 800b406:	b31b      	cbz	r3, 800b450 <_dtoa_r+0x7a0>
 800b408:	9b08      	ldr	r3, [sp, #32]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	f000 80af 	beq.w	800b56e <_dtoa_r+0x8be>
 800b410:	2e00      	cmp	r6, #0
 800b412:	dd13      	ble.n	800b43c <_dtoa_r+0x78c>
 800b414:	4639      	mov	r1, r7
 800b416:	4632      	mov	r2, r6
 800b418:	4620      	mov	r0, r4
 800b41a:	f001 f9e5 	bl	800c7e8 <__pow5mult>
 800b41e:	ee18 2a10 	vmov	r2, s16
 800b422:	4601      	mov	r1, r0
 800b424:	4607      	mov	r7, r0
 800b426:	4620      	mov	r0, r4
 800b428:	f001 f934 	bl	800c694 <__multiply>
 800b42c:	ee18 1a10 	vmov	r1, s16
 800b430:	4680      	mov	r8, r0
 800b432:	4620      	mov	r0, r4
 800b434:	f001 f816 	bl	800c464 <_Bfree>
 800b438:	ee08 8a10 	vmov	s16, r8
 800b43c:	9b07      	ldr	r3, [sp, #28]
 800b43e:	1b9a      	subs	r2, r3, r6
 800b440:	d006      	beq.n	800b450 <_dtoa_r+0x7a0>
 800b442:	ee18 1a10 	vmov	r1, s16
 800b446:	4620      	mov	r0, r4
 800b448:	f001 f9ce 	bl	800c7e8 <__pow5mult>
 800b44c:	ee08 0a10 	vmov	s16, r0
 800b450:	2101      	movs	r1, #1
 800b452:	4620      	mov	r0, r4
 800b454:	f001 f908 	bl	800c668 <__i2b>
 800b458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	4606      	mov	r6, r0
 800b45e:	f340 8088 	ble.w	800b572 <_dtoa_r+0x8c2>
 800b462:	461a      	mov	r2, r3
 800b464:	4601      	mov	r1, r0
 800b466:	4620      	mov	r0, r4
 800b468:	f001 f9be 	bl	800c7e8 <__pow5mult>
 800b46c:	9b06      	ldr	r3, [sp, #24]
 800b46e:	2b01      	cmp	r3, #1
 800b470:	4606      	mov	r6, r0
 800b472:	f340 8081 	ble.w	800b578 <_dtoa_r+0x8c8>
 800b476:	f04f 0800 	mov.w	r8, #0
 800b47a:	6933      	ldr	r3, [r6, #16]
 800b47c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b480:	6918      	ldr	r0, [r3, #16]
 800b482:	f001 f8a1 	bl	800c5c8 <__hi0bits>
 800b486:	f1c0 0020 	rsb	r0, r0, #32
 800b48a:	9b05      	ldr	r3, [sp, #20]
 800b48c:	4418      	add	r0, r3
 800b48e:	f010 001f 	ands.w	r0, r0, #31
 800b492:	f000 8092 	beq.w	800b5ba <_dtoa_r+0x90a>
 800b496:	f1c0 0320 	rsb	r3, r0, #32
 800b49a:	2b04      	cmp	r3, #4
 800b49c:	f340 808a 	ble.w	800b5b4 <_dtoa_r+0x904>
 800b4a0:	f1c0 001c 	rsb	r0, r0, #28
 800b4a4:	9b04      	ldr	r3, [sp, #16]
 800b4a6:	4403      	add	r3, r0
 800b4a8:	9304      	str	r3, [sp, #16]
 800b4aa:	9b05      	ldr	r3, [sp, #20]
 800b4ac:	4403      	add	r3, r0
 800b4ae:	4405      	add	r5, r0
 800b4b0:	9305      	str	r3, [sp, #20]
 800b4b2:	9b04      	ldr	r3, [sp, #16]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	dd07      	ble.n	800b4c8 <_dtoa_r+0x818>
 800b4b8:	ee18 1a10 	vmov	r1, s16
 800b4bc:	461a      	mov	r2, r3
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f001 f9ec 	bl	800c89c <__lshift>
 800b4c4:	ee08 0a10 	vmov	s16, r0
 800b4c8:	9b05      	ldr	r3, [sp, #20]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	dd05      	ble.n	800b4da <_dtoa_r+0x82a>
 800b4ce:	4631      	mov	r1, r6
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	4620      	mov	r0, r4
 800b4d4:	f001 f9e2 	bl	800c89c <__lshift>
 800b4d8:	4606      	mov	r6, r0
 800b4da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d06e      	beq.n	800b5be <_dtoa_r+0x90e>
 800b4e0:	ee18 0a10 	vmov	r0, s16
 800b4e4:	4631      	mov	r1, r6
 800b4e6:	f001 fa49 	bl	800c97c <__mcmp>
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	da67      	bge.n	800b5be <_dtoa_r+0x90e>
 800b4ee:	9b00      	ldr	r3, [sp, #0]
 800b4f0:	3b01      	subs	r3, #1
 800b4f2:	ee18 1a10 	vmov	r1, s16
 800b4f6:	9300      	str	r3, [sp, #0]
 800b4f8:	220a      	movs	r2, #10
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	f000 ffd3 	bl	800c4a8 <__multadd>
 800b502:	9b08      	ldr	r3, [sp, #32]
 800b504:	ee08 0a10 	vmov	s16, r0
 800b508:	2b00      	cmp	r3, #0
 800b50a:	f000 81b1 	beq.w	800b870 <_dtoa_r+0xbc0>
 800b50e:	2300      	movs	r3, #0
 800b510:	4639      	mov	r1, r7
 800b512:	220a      	movs	r2, #10
 800b514:	4620      	mov	r0, r4
 800b516:	f000 ffc7 	bl	800c4a8 <__multadd>
 800b51a:	9b02      	ldr	r3, [sp, #8]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	4607      	mov	r7, r0
 800b520:	f300 808e 	bgt.w	800b640 <_dtoa_r+0x990>
 800b524:	9b06      	ldr	r3, [sp, #24]
 800b526:	2b02      	cmp	r3, #2
 800b528:	dc51      	bgt.n	800b5ce <_dtoa_r+0x91e>
 800b52a:	e089      	b.n	800b640 <_dtoa_r+0x990>
 800b52c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b52e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b532:	e74b      	b.n	800b3cc <_dtoa_r+0x71c>
 800b534:	9b03      	ldr	r3, [sp, #12]
 800b536:	1e5e      	subs	r6, r3, #1
 800b538:	9b07      	ldr	r3, [sp, #28]
 800b53a:	42b3      	cmp	r3, r6
 800b53c:	bfbf      	itttt	lt
 800b53e:	9b07      	ldrlt	r3, [sp, #28]
 800b540:	9607      	strlt	r6, [sp, #28]
 800b542:	1af2      	sublt	r2, r6, r3
 800b544:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b546:	bfb6      	itet	lt
 800b548:	189b      	addlt	r3, r3, r2
 800b54a:	1b9e      	subge	r6, r3, r6
 800b54c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b54e:	9b03      	ldr	r3, [sp, #12]
 800b550:	bfb8      	it	lt
 800b552:	2600      	movlt	r6, #0
 800b554:	2b00      	cmp	r3, #0
 800b556:	bfb7      	itett	lt
 800b558:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b55c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b560:	1a9d      	sublt	r5, r3, r2
 800b562:	2300      	movlt	r3, #0
 800b564:	e734      	b.n	800b3d0 <_dtoa_r+0x720>
 800b566:	9e07      	ldr	r6, [sp, #28]
 800b568:	9d04      	ldr	r5, [sp, #16]
 800b56a:	9f08      	ldr	r7, [sp, #32]
 800b56c:	e73b      	b.n	800b3e6 <_dtoa_r+0x736>
 800b56e:	9a07      	ldr	r2, [sp, #28]
 800b570:	e767      	b.n	800b442 <_dtoa_r+0x792>
 800b572:	9b06      	ldr	r3, [sp, #24]
 800b574:	2b01      	cmp	r3, #1
 800b576:	dc18      	bgt.n	800b5aa <_dtoa_r+0x8fa>
 800b578:	f1ba 0f00 	cmp.w	sl, #0
 800b57c:	d115      	bne.n	800b5aa <_dtoa_r+0x8fa>
 800b57e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b582:	b993      	cbnz	r3, 800b5aa <_dtoa_r+0x8fa>
 800b584:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b588:	0d1b      	lsrs	r3, r3, #20
 800b58a:	051b      	lsls	r3, r3, #20
 800b58c:	b183      	cbz	r3, 800b5b0 <_dtoa_r+0x900>
 800b58e:	9b04      	ldr	r3, [sp, #16]
 800b590:	3301      	adds	r3, #1
 800b592:	9304      	str	r3, [sp, #16]
 800b594:	9b05      	ldr	r3, [sp, #20]
 800b596:	3301      	adds	r3, #1
 800b598:	9305      	str	r3, [sp, #20]
 800b59a:	f04f 0801 	mov.w	r8, #1
 800b59e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	f47f af6a 	bne.w	800b47a <_dtoa_r+0x7ca>
 800b5a6:	2001      	movs	r0, #1
 800b5a8:	e76f      	b.n	800b48a <_dtoa_r+0x7da>
 800b5aa:	f04f 0800 	mov.w	r8, #0
 800b5ae:	e7f6      	b.n	800b59e <_dtoa_r+0x8ee>
 800b5b0:	4698      	mov	r8, r3
 800b5b2:	e7f4      	b.n	800b59e <_dtoa_r+0x8ee>
 800b5b4:	f43f af7d 	beq.w	800b4b2 <_dtoa_r+0x802>
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	301c      	adds	r0, #28
 800b5bc:	e772      	b.n	800b4a4 <_dtoa_r+0x7f4>
 800b5be:	9b03      	ldr	r3, [sp, #12]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	dc37      	bgt.n	800b634 <_dtoa_r+0x984>
 800b5c4:	9b06      	ldr	r3, [sp, #24]
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	dd34      	ble.n	800b634 <_dtoa_r+0x984>
 800b5ca:	9b03      	ldr	r3, [sp, #12]
 800b5cc:	9302      	str	r3, [sp, #8]
 800b5ce:	9b02      	ldr	r3, [sp, #8]
 800b5d0:	b96b      	cbnz	r3, 800b5ee <_dtoa_r+0x93e>
 800b5d2:	4631      	mov	r1, r6
 800b5d4:	2205      	movs	r2, #5
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	f000 ff66 	bl	800c4a8 <__multadd>
 800b5dc:	4601      	mov	r1, r0
 800b5de:	4606      	mov	r6, r0
 800b5e0:	ee18 0a10 	vmov	r0, s16
 800b5e4:	f001 f9ca 	bl	800c97c <__mcmp>
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	f73f adbb 	bgt.w	800b164 <_dtoa_r+0x4b4>
 800b5ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f0:	9d01      	ldr	r5, [sp, #4]
 800b5f2:	43db      	mvns	r3, r3
 800b5f4:	9300      	str	r3, [sp, #0]
 800b5f6:	f04f 0800 	mov.w	r8, #0
 800b5fa:	4631      	mov	r1, r6
 800b5fc:	4620      	mov	r0, r4
 800b5fe:	f000 ff31 	bl	800c464 <_Bfree>
 800b602:	2f00      	cmp	r7, #0
 800b604:	f43f aea4 	beq.w	800b350 <_dtoa_r+0x6a0>
 800b608:	f1b8 0f00 	cmp.w	r8, #0
 800b60c:	d005      	beq.n	800b61a <_dtoa_r+0x96a>
 800b60e:	45b8      	cmp	r8, r7
 800b610:	d003      	beq.n	800b61a <_dtoa_r+0x96a>
 800b612:	4641      	mov	r1, r8
 800b614:	4620      	mov	r0, r4
 800b616:	f000 ff25 	bl	800c464 <_Bfree>
 800b61a:	4639      	mov	r1, r7
 800b61c:	4620      	mov	r0, r4
 800b61e:	f000 ff21 	bl	800c464 <_Bfree>
 800b622:	e695      	b.n	800b350 <_dtoa_r+0x6a0>
 800b624:	2600      	movs	r6, #0
 800b626:	4637      	mov	r7, r6
 800b628:	e7e1      	b.n	800b5ee <_dtoa_r+0x93e>
 800b62a:	9700      	str	r7, [sp, #0]
 800b62c:	4637      	mov	r7, r6
 800b62e:	e599      	b.n	800b164 <_dtoa_r+0x4b4>
 800b630:	40240000 	.word	0x40240000
 800b634:	9b08      	ldr	r3, [sp, #32]
 800b636:	2b00      	cmp	r3, #0
 800b638:	f000 80ca 	beq.w	800b7d0 <_dtoa_r+0xb20>
 800b63c:	9b03      	ldr	r3, [sp, #12]
 800b63e:	9302      	str	r3, [sp, #8]
 800b640:	2d00      	cmp	r5, #0
 800b642:	dd05      	ble.n	800b650 <_dtoa_r+0x9a0>
 800b644:	4639      	mov	r1, r7
 800b646:	462a      	mov	r2, r5
 800b648:	4620      	mov	r0, r4
 800b64a:	f001 f927 	bl	800c89c <__lshift>
 800b64e:	4607      	mov	r7, r0
 800b650:	f1b8 0f00 	cmp.w	r8, #0
 800b654:	d05b      	beq.n	800b70e <_dtoa_r+0xa5e>
 800b656:	6879      	ldr	r1, [r7, #4]
 800b658:	4620      	mov	r0, r4
 800b65a:	f000 fec3 	bl	800c3e4 <_Balloc>
 800b65e:	4605      	mov	r5, r0
 800b660:	b928      	cbnz	r0, 800b66e <_dtoa_r+0x9be>
 800b662:	4b87      	ldr	r3, [pc, #540]	; (800b880 <_dtoa_r+0xbd0>)
 800b664:	4602      	mov	r2, r0
 800b666:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b66a:	f7ff bb3b 	b.w	800ace4 <_dtoa_r+0x34>
 800b66e:	693a      	ldr	r2, [r7, #16]
 800b670:	3202      	adds	r2, #2
 800b672:	0092      	lsls	r2, r2, #2
 800b674:	f107 010c 	add.w	r1, r7, #12
 800b678:	300c      	adds	r0, #12
 800b67a:	f7fd fba1 	bl	8008dc0 <memcpy>
 800b67e:	2201      	movs	r2, #1
 800b680:	4629      	mov	r1, r5
 800b682:	4620      	mov	r0, r4
 800b684:	f001 f90a 	bl	800c89c <__lshift>
 800b688:	9b01      	ldr	r3, [sp, #4]
 800b68a:	f103 0901 	add.w	r9, r3, #1
 800b68e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b692:	4413      	add	r3, r2
 800b694:	9305      	str	r3, [sp, #20]
 800b696:	f00a 0301 	and.w	r3, sl, #1
 800b69a:	46b8      	mov	r8, r7
 800b69c:	9304      	str	r3, [sp, #16]
 800b69e:	4607      	mov	r7, r0
 800b6a0:	4631      	mov	r1, r6
 800b6a2:	ee18 0a10 	vmov	r0, s16
 800b6a6:	f7ff fa75 	bl	800ab94 <quorem>
 800b6aa:	4641      	mov	r1, r8
 800b6ac:	9002      	str	r0, [sp, #8]
 800b6ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b6b2:	ee18 0a10 	vmov	r0, s16
 800b6b6:	f001 f961 	bl	800c97c <__mcmp>
 800b6ba:	463a      	mov	r2, r7
 800b6bc:	9003      	str	r0, [sp, #12]
 800b6be:	4631      	mov	r1, r6
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f001 f977 	bl	800c9b4 <__mdiff>
 800b6c6:	68c2      	ldr	r2, [r0, #12]
 800b6c8:	f109 3bff 	add.w	fp, r9, #4294967295
 800b6cc:	4605      	mov	r5, r0
 800b6ce:	bb02      	cbnz	r2, 800b712 <_dtoa_r+0xa62>
 800b6d0:	4601      	mov	r1, r0
 800b6d2:	ee18 0a10 	vmov	r0, s16
 800b6d6:	f001 f951 	bl	800c97c <__mcmp>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	4629      	mov	r1, r5
 800b6de:	4620      	mov	r0, r4
 800b6e0:	9207      	str	r2, [sp, #28]
 800b6e2:	f000 febf 	bl	800c464 <_Bfree>
 800b6e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b6ea:	ea43 0102 	orr.w	r1, r3, r2
 800b6ee:	9b04      	ldr	r3, [sp, #16]
 800b6f0:	430b      	orrs	r3, r1
 800b6f2:	464d      	mov	r5, r9
 800b6f4:	d10f      	bne.n	800b716 <_dtoa_r+0xa66>
 800b6f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b6fa:	d02a      	beq.n	800b752 <_dtoa_r+0xaa2>
 800b6fc:	9b03      	ldr	r3, [sp, #12]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	dd02      	ble.n	800b708 <_dtoa_r+0xa58>
 800b702:	9b02      	ldr	r3, [sp, #8]
 800b704:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b708:	f88b a000 	strb.w	sl, [fp]
 800b70c:	e775      	b.n	800b5fa <_dtoa_r+0x94a>
 800b70e:	4638      	mov	r0, r7
 800b710:	e7ba      	b.n	800b688 <_dtoa_r+0x9d8>
 800b712:	2201      	movs	r2, #1
 800b714:	e7e2      	b.n	800b6dc <_dtoa_r+0xa2c>
 800b716:	9b03      	ldr	r3, [sp, #12]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	db04      	blt.n	800b726 <_dtoa_r+0xa76>
 800b71c:	9906      	ldr	r1, [sp, #24]
 800b71e:	430b      	orrs	r3, r1
 800b720:	9904      	ldr	r1, [sp, #16]
 800b722:	430b      	orrs	r3, r1
 800b724:	d122      	bne.n	800b76c <_dtoa_r+0xabc>
 800b726:	2a00      	cmp	r2, #0
 800b728:	ddee      	ble.n	800b708 <_dtoa_r+0xa58>
 800b72a:	ee18 1a10 	vmov	r1, s16
 800b72e:	2201      	movs	r2, #1
 800b730:	4620      	mov	r0, r4
 800b732:	f001 f8b3 	bl	800c89c <__lshift>
 800b736:	4631      	mov	r1, r6
 800b738:	ee08 0a10 	vmov	s16, r0
 800b73c:	f001 f91e 	bl	800c97c <__mcmp>
 800b740:	2800      	cmp	r0, #0
 800b742:	dc03      	bgt.n	800b74c <_dtoa_r+0xa9c>
 800b744:	d1e0      	bne.n	800b708 <_dtoa_r+0xa58>
 800b746:	f01a 0f01 	tst.w	sl, #1
 800b74a:	d0dd      	beq.n	800b708 <_dtoa_r+0xa58>
 800b74c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b750:	d1d7      	bne.n	800b702 <_dtoa_r+0xa52>
 800b752:	2339      	movs	r3, #57	; 0x39
 800b754:	f88b 3000 	strb.w	r3, [fp]
 800b758:	462b      	mov	r3, r5
 800b75a:	461d      	mov	r5, r3
 800b75c:	3b01      	subs	r3, #1
 800b75e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b762:	2a39      	cmp	r2, #57	; 0x39
 800b764:	d071      	beq.n	800b84a <_dtoa_r+0xb9a>
 800b766:	3201      	adds	r2, #1
 800b768:	701a      	strb	r2, [r3, #0]
 800b76a:	e746      	b.n	800b5fa <_dtoa_r+0x94a>
 800b76c:	2a00      	cmp	r2, #0
 800b76e:	dd07      	ble.n	800b780 <_dtoa_r+0xad0>
 800b770:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b774:	d0ed      	beq.n	800b752 <_dtoa_r+0xaa2>
 800b776:	f10a 0301 	add.w	r3, sl, #1
 800b77a:	f88b 3000 	strb.w	r3, [fp]
 800b77e:	e73c      	b.n	800b5fa <_dtoa_r+0x94a>
 800b780:	9b05      	ldr	r3, [sp, #20]
 800b782:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b786:	4599      	cmp	r9, r3
 800b788:	d047      	beq.n	800b81a <_dtoa_r+0xb6a>
 800b78a:	ee18 1a10 	vmov	r1, s16
 800b78e:	2300      	movs	r3, #0
 800b790:	220a      	movs	r2, #10
 800b792:	4620      	mov	r0, r4
 800b794:	f000 fe88 	bl	800c4a8 <__multadd>
 800b798:	45b8      	cmp	r8, r7
 800b79a:	ee08 0a10 	vmov	s16, r0
 800b79e:	f04f 0300 	mov.w	r3, #0
 800b7a2:	f04f 020a 	mov.w	r2, #10
 800b7a6:	4641      	mov	r1, r8
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	d106      	bne.n	800b7ba <_dtoa_r+0xb0a>
 800b7ac:	f000 fe7c 	bl	800c4a8 <__multadd>
 800b7b0:	4680      	mov	r8, r0
 800b7b2:	4607      	mov	r7, r0
 800b7b4:	f109 0901 	add.w	r9, r9, #1
 800b7b8:	e772      	b.n	800b6a0 <_dtoa_r+0x9f0>
 800b7ba:	f000 fe75 	bl	800c4a8 <__multadd>
 800b7be:	4639      	mov	r1, r7
 800b7c0:	4680      	mov	r8, r0
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	220a      	movs	r2, #10
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	f000 fe6e 	bl	800c4a8 <__multadd>
 800b7cc:	4607      	mov	r7, r0
 800b7ce:	e7f1      	b.n	800b7b4 <_dtoa_r+0xb04>
 800b7d0:	9b03      	ldr	r3, [sp, #12]
 800b7d2:	9302      	str	r3, [sp, #8]
 800b7d4:	9d01      	ldr	r5, [sp, #4]
 800b7d6:	ee18 0a10 	vmov	r0, s16
 800b7da:	4631      	mov	r1, r6
 800b7dc:	f7ff f9da 	bl	800ab94 <quorem>
 800b7e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b7e4:	9b01      	ldr	r3, [sp, #4]
 800b7e6:	f805 ab01 	strb.w	sl, [r5], #1
 800b7ea:	1aea      	subs	r2, r5, r3
 800b7ec:	9b02      	ldr	r3, [sp, #8]
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	dd09      	ble.n	800b806 <_dtoa_r+0xb56>
 800b7f2:	ee18 1a10 	vmov	r1, s16
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	220a      	movs	r2, #10
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	f000 fe54 	bl	800c4a8 <__multadd>
 800b800:	ee08 0a10 	vmov	s16, r0
 800b804:	e7e7      	b.n	800b7d6 <_dtoa_r+0xb26>
 800b806:	9b02      	ldr	r3, [sp, #8]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	bfc8      	it	gt
 800b80c:	461d      	movgt	r5, r3
 800b80e:	9b01      	ldr	r3, [sp, #4]
 800b810:	bfd8      	it	le
 800b812:	2501      	movle	r5, #1
 800b814:	441d      	add	r5, r3
 800b816:	f04f 0800 	mov.w	r8, #0
 800b81a:	ee18 1a10 	vmov	r1, s16
 800b81e:	2201      	movs	r2, #1
 800b820:	4620      	mov	r0, r4
 800b822:	f001 f83b 	bl	800c89c <__lshift>
 800b826:	4631      	mov	r1, r6
 800b828:	ee08 0a10 	vmov	s16, r0
 800b82c:	f001 f8a6 	bl	800c97c <__mcmp>
 800b830:	2800      	cmp	r0, #0
 800b832:	dc91      	bgt.n	800b758 <_dtoa_r+0xaa8>
 800b834:	d102      	bne.n	800b83c <_dtoa_r+0xb8c>
 800b836:	f01a 0f01 	tst.w	sl, #1
 800b83a:	d18d      	bne.n	800b758 <_dtoa_r+0xaa8>
 800b83c:	462b      	mov	r3, r5
 800b83e:	461d      	mov	r5, r3
 800b840:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b844:	2a30      	cmp	r2, #48	; 0x30
 800b846:	d0fa      	beq.n	800b83e <_dtoa_r+0xb8e>
 800b848:	e6d7      	b.n	800b5fa <_dtoa_r+0x94a>
 800b84a:	9a01      	ldr	r2, [sp, #4]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d184      	bne.n	800b75a <_dtoa_r+0xaaa>
 800b850:	9b00      	ldr	r3, [sp, #0]
 800b852:	3301      	adds	r3, #1
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	2331      	movs	r3, #49	; 0x31
 800b858:	7013      	strb	r3, [r2, #0]
 800b85a:	e6ce      	b.n	800b5fa <_dtoa_r+0x94a>
 800b85c:	4b09      	ldr	r3, [pc, #36]	; (800b884 <_dtoa_r+0xbd4>)
 800b85e:	f7ff ba95 	b.w	800ad8c <_dtoa_r+0xdc>
 800b862:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b864:	2b00      	cmp	r3, #0
 800b866:	f47f aa6e 	bne.w	800ad46 <_dtoa_r+0x96>
 800b86a:	4b07      	ldr	r3, [pc, #28]	; (800b888 <_dtoa_r+0xbd8>)
 800b86c:	f7ff ba8e 	b.w	800ad8c <_dtoa_r+0xdc>
 800b870:	9b02      	ldr	r3, [sp, #8]
 800b872:	2b00      	cmp	r3, #0
 800b874:	dcae      	bgt.n	800b7d4 <_dtoa_r+0xb24>
 800b876:	9b06      	ldr	r3, [sp, #24]
 800b878:	2b02      	cmp	r3, #2
 800b87a:	f73f aea8 	bgt.w	800b5ce <_dtoa_r+0x91e>
 800b87e:	e7a9      	b.n	800b7d4 <_dtoa_r+0xb24>
 800b880:	0800dd20 	.word	0x0800dd20
 800b884:	0800db20 	.word	0x0800db20
 800b888:	0800dca1 	.word	0x0800dca1

0800b88c <__sflush_r>:
 800b88c:	898a      	ldrh	r2, [r1, #12]
 800b88e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b892:	4605      	mov	r5, r0
 800b894:	0710      	lsls	r0, r2, #28
 800b896:	460c      	mov	r4, r1
 800b898:	d458      	bmi.n	800b94c <__sflush_r+0xc0>
 800b89a:	684b      	ldr	r3, [r1, #4]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	dc05      	bgt.n	800b8ac <__sflush_r+0x20>
 800b8a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	dc02      	bgt.n	800b8ac <__sflush_r+0x20>
 800b8a6:	2000      	movs	r0, #0
 800b8a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8ae:	2e00      	cmp	r6, #0
 800b8b0:	d0f9      	beq.n	800b8a6 <__sflush_r+0x1a>
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b8b8:	682f      	ldr	r7, [r5, #0]
 800b8ba:	602b      	str	r3, [r5, #0]
 800b8bc:	d032      	beq.n	800b924 <__sflush_r+0x98>
 800b8be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	075a      	lsls	r2, r3, #29
 800b8c4:	d505      	bpl.n	800b8d2 <__sflush_r+0x46>
 800b8c6:	6863      	ldr	r3, [r4, #4]
 800b8c8:	1ac0      	subs	r0, r0, r3
 800b8ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b8cc:	b10b      	cbz	r3, 800b8d2 <__sflush_r+0x46>
 800b8ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b8d0:	1ac0      	subs	r0, r0, r3
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	4602      	mov	r2, r0
 800b8d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8d8:	6a21      	ldr	r1, [r4, #32]
 800b8da:	4628      	mov	r0, r5
 800b8dc:	47b0      	blx	r6
 800b8de:	1c43      	adds	r3, r0, #1
 800b8e0:	89a3      	ldrh	r3, [r4, #12]
 800b8e2:	d106      	bne.n	800b8f2 <__sflush_r+0x66>
 800b8e4:	6829      	ldr	r1, [r5, #0]
 800b8e6:	291d      	cmp	r1, #29
 800b8e8:	d82c      	bhi.n	800b944 <__sflush_r+0xb8>
 800b8ea:	4a2a      	ldr	r2, [pc, #168]	; (800b994 <__sflush_r+0x108>)
 800b8ec:	40ca      	lsrs	r2, r1
 800b8ee:	07d6      	lsls	r6, r2, #31
 800b8f0:	d528      	bpl.n	800b944 <__sflush_r+0xb8>
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	6062      	str	r2, [r4, #4]
 800b8f6:	04d9      	lsls	r1, r3, #19
 800b8f8:	6922      	ldr	r2, [r4, #16]
 800b8fa:	6022      	str	r2, [r4, #0]
 800b8fc:	d504      	bpl.n	800b908 <__sflush_r+0x7c>
 800b8fe:	1c42      	adds	r2, r0, #1
 800b900:	d101      	bne.n	800b906 <__sflush_r+0x7a>
 800b902:	682b      	ldr	r3, [r5, #0]
 800b904:	b903      	cbnz	r3, 800b908 <__sflush_r+0x7c>
 800b906:	6560      	str	r0, [r4, #84]	; 0x54
 800b908:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b90a:	602f      	str	r7, [r5, #0]
 800b90c:	2900      	cmp	r1, #0
 800b90e:	d0ca      	beq.n	800b8a6 <__sflush_r+0x1a>
 800b910:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b914:	4299      	cmp	r1, r3
 800b916:	d002      	beq.n	800b91e <__sflush_r+0x92>
 800b918:	4628      	mov	r0, r5
 800b91a:	f001 fa3b 	bl	800cd94 <_free_r>
 800b91e:	2000      	movs	r0, #0
 800b920:	6360      	str	r0, [r4, #52]	; 0x34
 800b922:	e7c1      	b.n	800b8a8 <__sflush_r+0x1c>
 800b924:	6a21      	ldr	r1, [r4, #32]
 800b926:	2301      	movs	r3, #1
 800b928:	4628      	mov	r0, r5
 800b92a:	47b0      	blx	r6
 800b92c:	1c41      	adds	r1, r0, #1
 800b92e:	d1c7      	bne.n	800b8c0 <__sflush_r+0x34>
 800b930:	682b      	ldr	r3, [r5, #0]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d0c4      	beq.n	800b8c0 <__sflush_r+0x34>
 800b936:	2b1d      	cmp	r3, #29
 800b938:	d001      	beq.n	800b93e <__sflush_r+0xb2>
 800b93a:	2b16      	cmp	r3, #22
 800b93c:	d101      	bne.n	800b942 <__sflush_r+0xb6>
 800b93e:	602f      	str	r7, [r5, #0]
 800b940:	e7b1      	b.n	800b8a6 <__sflush_r+0x1a>
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b948:	81a3      	strh	r3, [r4, #12]
 800b94a:	e7ad      	b.n	800b8a8 <__sflush_r+0x1c>
 800b94c:	690f      	ldr	r7, [r1, #16]
 800b94e:	2f00      	cmp	r7, #0
 800b950:	d0a9      	beq.n	800b8a6 <__sflush_r+0x1a>
 800b952:	0793      	lsls	r3, r2, #30
 800b954:	680e      	ldr	r6, [r1, #0]
 800b956:	bf08      	it	eq
 800b958:	694b      	ldreq	r3, [r1, #20]
 800b95a:	600f      	str	r7, [r1, #0]
 800b95c:	bf18      	it	ne
 800b95e:	2300      	movne	r3, #0
 800b960:	eba6 0807 	sub.w	r8, r6, r7
 800b964:	608b      	str	r3, [r1, #8]
 800b966:	f1b8 0f00 	cmp.w	r8, #0
 800b96a:	dd9c      	ble.n	800b8a6 <__sflush_r+0x1a>
 800b96c:	6a21      	ldr	r1, [r4, #32]
 800b96e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b970:	4643      	mov	r3, r8
 800b972:	463a      	mov	r2, r7
 800b974:	4628      	mov	r0, r5
 800b976:	47b0      	blx	r6
 800b978:	2800      	cmp	r0, #0
 800b97a:	dc06      	bgt.n	800b98a <__sflush_r+0xfe>
 800b97c:	89a3      	ldrh	r3, [r4, #12]
 800b97e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b982:	81a3      	strh	r3, [r4, #12]
 800b984:	f04f 30ff 	mov.w	r0, #4294967295
 800b988:	e78e      	b.n	800b8a8 <__sflush_r+0x1c>
 800b98a:	4407      	add	r7, r0
 800b98c:	eba8 0800 	sub.w	r8, r8, r0
 800b990:	e7e9      	b.n	800b966 <__sflush_r+0xda>
 800b992:	bf00      	nop
 800b994:	20400001 	.word	0x20400001

0800b998 <_fflush_r>:
 800b998:	b538      	push	{r3, r4, r5, lr}
 800b99a:	690b      	ldr	r3, [r1, #16]
 800b99c:	4605      	mov	r5, r0
 800b99e:	460c      	mov	r4, r1
 800b9a0:	b913      	cbnz	r3, 800b9a8 <_fflush_r+0x10>
 800b9a2:	2500      	movs	r5, #0
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	bd38      	pop	{r3, r4, r5, pc}
 800b9a8:	b118      	cbz	r0, 800b9b2 <_fflush_r+0x1a>
 800b9aa:	6983      	ldr	r3, [r0, #24]
 800b9ac:	b90b      	cbnz	r3, 800b9b2 <_fflush_r+0x1a>
 800b9ae:	f000 f887 	bl	800bac0 <__sinit>
 800b9b2:	4b14      	ldr	r3, [pc, #80]	; (800ba04 <_fflush_r+0x6c>)
 800b9b4:	429c      	cmp	r4, r3
 800b9b6:	d11b      	bne.n	800b9f0 <_fflush_r+0x58>
 800b9b8:	686c      	ldr	r4, [r5, #4]
 800b9ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d0ef      	beq.n	800b9a2 <_fflush_r+0xa>
 800b9c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b9c4:	07d0      	lsls	r0, r2, #31
 800b9c6:	d404      	bmi.n	800b9d2 <_fflush_r+0x3a>
 800b9c8:	0599      	lsls	r1, r3, #22
 800b9ca:	d402      	bmi.n	800b9d2 <_fflush_r+0x3a>
 800b9cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9ce:	f000 fc88 	bl	800c2e2 <__retarget_lock_acquire_recursive>
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	4621      	mov	r1, r4
 800b9d6:	f7ff ff59 	bl	800b88c <__sflush_r>
 800b9da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9dc:	07da      	lsls	r2, r3, #31
 800b9de:	4605      	mov	r5, r0
 800b9e0:	d4e0      	bmi.n	800b9a4 <_fflush_r+0xc>
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	059b      	lsls	r3, r3, #22
 800b9e6:	d4dd      	bmi.n	800b9a4 <_fflush_r+0xc>
 800b9e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9ea:	f000 fc7b 	bl	800c2e4 <__retarget_lock_release_recursive>
 800b9ee:	e7d9      	b.n	800b9a4 <_fflush_r+0xc>
 800b9f0:	4b05      	ldr	r3, [pc, #20]	; (800ba08 <_fflush_r+0x70>)
 800b9f2:	429c      	cmp	r4, r3
 800b9f4:	d101      	bne.n	800b9fa <_fflush_r+0x62>
 800b9f6:	68ac      	ldr	r4, [r5, #8]
 800b9f8:	e7df      	b.n	800b9ba <_fflush_r+0x22>
 800b9fa:	4b04      	ldr	r3, [pc, #16]	; (800ba0c <_fflush_r+0x74>)
 800b9fc:	429c      	cmp	r4, r3
 800b9fe:	bf08      	it	eq
 800ba00:	68ec      	ldreq	r4, [r5, #12]
 800ba02:	e7da      	b.n	800b9ba <_fflush_r+0x22>
 800ba04:	0800dd54 	.word	0x0800dd54
 800ba08:	0800dd74 	.word	0x0800dd74
 800ba0c:	0800dd34 	.word	0x0800dd34

0800ba10 <std>:
 800ba10:	2300      	movs	r3, #0
 800ba12:	b510      	push	{r4, lr}
 800ba14:	4604      	mov	r4, r0
 800ba16:	e9c0 3300 	strd	r3, r3, [r0]
 800ba1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba1e:	6083      	str	r3, [r0, #8]
 800ba20:	8181      	strh	r1, [r0, #12]
 800ba22:	6643      	str	r3, [r0, #100]	; 0x64
 800ba24:	81c2      	strh	r2, [r0, #14]
 800ba26:	6183      	str	r3, [r0, #24]
 800ba28:	4619      	mov	r1, r3
 800ba2a:	2208      	movs	r2, #8
 800ba2c:	305c      	adds	r0, #92	; 0x5c
 800ba2e:	f7fd f9d5 	bl	8008ddc <memset>
 800ba32:	4b05      	ldr	r3, [pc, #20]	; (800ba48 <std+0x38>)
 800ba34:	6263      	str	r3, [r4, #36]	; 0x24
 800ba36:	4b05      	ldr	r3, [pc, #20]	; (800ba4c <std+0x3c>)
 800ba38:	62a3      	str	r3, [r4, #40]	; 0x28
 800ba3a:	4b05      	ldr	r3, [pc, #20]	; (800ba50 <std+0x40>)
 800ba3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba3e:	4b05      	ldr	r3, [pc, #20]	; (800ba54 <std+0x44>)
 800ba40:	6224      	str	r4, [r4, #32]
 800ba42:	6323      	str	r3, [r4, #48]	; 0x30
 800ba44:	bd10      	pop	{r4, pc}
 800ba46:	bf00      	nop
 800ba48:	0800d4f1 	.word	0x0800d4f1
 800ba4c:	0800d513 	.word	0x0800d513
 800ba50:	0800d54b 	.word	0x0800d54b
 800ba54:	0800d56f 	.word	0x0800d56f

0800ba58 <_cleanup_r>:
 800ba58:	4901      	ldr	r1, [pc, #4]	; (800ba60 <_cleanup_r+0x8>)
 800ba5a:	f000 b8af 	b.w	800bbbc <_fwalk_reent>
 800ba5e:	bf00      	nop
 800ba60:	0800b999 	.word	0x0800b999

0800ba64 <__sfmoreglue>:
 800ba64:	b570      	push	{r4, r5, r6, lr}
 800ba66:	2268      	movs	r2, #104	; 0x68
 800ba68:	1e4d      	subs	r5, r1, #1
 800ba6a:	4355      	muls	r5, r2
 800ba6c:	460e      	mov	r6, r1
 800ba6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba72:	f001 f9fb 	bl	800ce6c <_malloc_r>
 800ba76:	4604      	mov	r4, r0
 800ba78:	b140      	cbz	r0, 800ba8c <__sfmoreglue+0x28>
 800ba7a:	2100      	movs	r1, #0
 800ba7c:	e9c0 1600 	strd	r1, r6, [r0]
 800ba80:	300c      	adds	r0, #12
 800ba82:	60a0      	str	r0, [r4, #8]
 800ba84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ba88:	f7fd f9a8 	bl	8008ddc <memset>
 800ba8c:	4620      	mov	r0, r4
 800ba8e:	bd70      	pop	{r4, r5, r6, pc}

0800ba90 <__sfp_lock_acquire>:
 800ba90:	4801      	ldr	r0, [pc, #4]	; (800ba98 <__sfp_lock_acquire+0x8>)
 800ba92:	f000 bc26 	b.w	800c2e2 <__retarget_lock_acquire_recursive>
 800ba96:	bf00      	nop
 800ba98:	20004f0d 	.word	0x20004f0d

0800ba9c <__sfp_lock_release>:
 800ba9c:	4801      	ldr	r0, [pc, #4]	; (800baa4 <__sfp_lock_release+0x8>)
 800ba9e:	f000 bc21 	b.w	800c2e4 <__retarget_lock_release_recursive>
 800baa2:	bf00      	nop
 800baa4:	20004f0d 	.word	0x20004f0d

0800baa8 <__sinit_lock_acquire>:
 800baa8:	4801      	ldr	r0, [pc, #4]	; (800bab0 <__sinit_lock_acquire+0x8>)
 800baaa:	f000 bc1a 	b.w	800c2e2 <__retarget_lock_acquire_recursive>
 800baae:	bf00      	nop
 800bab0:	20004f0e 	.word	0x20004f0e

0800bab4 <__sinit_lock_release>:
 800bab4:	4801      	ldr	r0, [pc, #4]	; (800babc <__sinit_lock_release+0x8>)
 800bab6:	f000 bc15 	b.w	800c2e4 <__retarget_lock_release_recursive>
 800baba:	bf00      	nop
 800babc:	20004f0e 	.word	0x20004f0e

0800bac0 <__sinit>:
 800bac0:	b510      	push	{r4, lr}
 800bac2:	4604      	mov	r4, r0
 800bac4:	f7ff fff0 	bl	800baa8 <__sinit_lock_acquire>
 800bac8:	69a3      	ldr	r3, [r4, #24]
 800baca:	b11b      	cbz	r3, 800bad4 <__sinit+0x14>
 800bacc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bad0:	f7ff bff0 	b.w	800bab4 <__sinit_lock_release>
 800bad4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bad8:	6523      	str	r3, [r4, #80]	; 0x50
 800bada:	4b13      	ldr	r3, [pc, #76]	; (800bb28 <__sinit+0x68>)
 800badc:	4a13      	ldr	r2, [pc, #76]	; (800bb2c <__sinit+0x6c>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	62a2      	str	r2, [r4, #40]	; 0x28
 800bae2:	42a3      	cmp	r3, r4
 800bae4:	bf04      	itt	eq
 800bae6:	2301      	moveq	r3, #1
 800bae8:	61a3      	streq	r3, [r4, #24]
 800baea:	4620      	mov	r0, r4
 800baec:	f000 f820 	bl	800bb30 <__sfp>
 800baf0:	6060      	str	r0, [r4, #4]
 800baf2:	4620      	mov	r0, r4
 800baf4:	f000 f81c 	bl	800bb30 <__sfp>
 800baf8:	60a0      	str	r0, [r4, #8]
 800bafa:	4620      	mov	r0, r4
 800bafc:	f000 f818 	bl	800bb30 <__sfp>
 800bb00:	2200      	movs	r2, #0
 800bb02:	60e0      	str	r0, [r4, #12]
 800bb04:	2104      	movs	r1, #4
 800bb06:	6860      	ldr	r0, [r4, #4]
 800bb08:	f7ff ff82 	bl	800ba10 <std>
 800bb0c:	68a0      	ldr	r0, [r4, #8]
 800bb0e:	2201      	movs	r2, #1
 800bb10:	2109      	movs	r1, #9
 800bb12:	f7ff ff7d 	bl	800ba10 <std>
 800bb16:	68e0      	ldr	r0, [r4, #12]
 800bb18:	2202      	movs	r2, #2
 800bb1a:	2112      	movs	r1, #18
 800bb1c:	f7ff ff78 	bl	800ba10 <std>
 800bb20:	2301      	movs	r3, #1
 800bb22:	61a3      	str	r3, [r4, #24]
 800bb24:	e7d2      	b.n	800bacc <__sinit+0xc>
 800bb26:	bf00      	nop
 800bb28:	0800db0c 	.word	0x0800db0c
 800bb2c:	0800ba59 	.word	0x0800ba59

0800bb30 <__sfp>:
 800bb30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb32:	4607      	mov	r7, r0
 800bb34:	f7ff ffac 	bl	800ba90 <__sfp_lock_acquire>
 800bb38:	4b1e      	ldr	r3, [pc, #120]	; (800bbb4 <__sfp+0x84>)
 800bb3a:	681e      	ldr	r6, [r3, #0]
 800bb3c:	69b3      	ldr	r3, [r6, #24]
 800bb3e:	b913      	cbnz	r3, 800bb46 <__sfp+0x16>
 800bb40:	4630      	mov	r0, r6
 800bb42:	f7ff ffbd 	bl	800bac0 <__sinit>
 800bb46:	3648      	adds	r6, #72	; 0x48
 800bb48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bb4c:	3b01      	subs	r3, #1
 800bb4e:	d503      	bpl.n	800bb58 <__sfp+0x28>
 800bb50:	6833      	ldr	r3, [r6, #0]
 800bb52:	b30b      	cbz	r3, 800bb98 <__sfp+0x68>
 800bb54:	6836      	ldr	r6, [r6, #0]
 800bb56:	e7f7      	b.n	800bb48 <__sfp+0x18>
 800bb58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb5c:	b9d5      	cbnz	r5, 800bb94 <__sfp+0x64>
 800bb5e:	4b16      	ldr	r3, [pc, #88]	; (800bbb8 <__sfp+0x88>)
 800bb60:	60e3      	str	r3, [r4, #12]
 800bb62:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb66:	6665      	str	r5, [r4, #100]	; 0x64
 800bb68:	f000 fbba 	bl	800c2e0 <__retarget_lock_init_recursive>
 800bb6c:	f7ff ff96 	bl	800ba9c <__sfp_lock_release>
 800bb70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bb74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bb78:	6025      	str	r5, [r4, #0]
 800bb7a:	61a5      	str	r5, [r4, #24]
 800bb7c:	2208      	movs	r2, #8
 800bb7e:	4629      	mov	r1, r5
 800bb80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bb84:	f7fd f92a 	bl	8008ddc <memset>
 800bb88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bb8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bb90:	4620      	mov	r0, r4
 800bb92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb94:	3468      	adds	r4, #104	; 0x68
 800bb96:	e7d9      	b.n	800bb4c <__sfp+0x1c>
 800bb98:	2104      	movs	r1, #4
 800bb9a:	4638      	mov	r0, r7
 800bb9c:	f7ff ff62 	bl	800ba64 <__sfmoreglue>
 800bba0:	4604      	mov	r4, r0
 800bba2:	6030      	str	r0, [r6, #0]
 800bba4:	2800      	cmp	r0, #0
 800bba6:	d1d5      	bne.n	800bb54 <__sfp+0x24>
 800bba8:	f7ff ff78 	bl	800ba9c <__sfp_lock_release>
 800bbac:	230c      	movs	r3, #12
 800bbae:	603b      	str	r3, [r7, #0]
 800bbb0:	e7ee      	b.n	800bb90 <__sfp+0x60>
 800bbb2:	bf00      	nop
 800bbb4:	0800db0c 	.word	0x0800db0c
 800bbb8:	ffff0001 	.word	0xffff0001

0800bbbc <_fwalk_reent>:
 800bbbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbc0:	4606      	mov	r6, r0
 800bbc2:	4688      	mov	r8, r1
 800bbc4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bbc8:	2700      	movs	r7, #0
 800bbca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbce:	f1b9 0901 	subs.w	r9, r9, #1
 800bbd2:	d505      	bpl.n	800bbe0 <_fwalk_reent+0x24>
 800bbd4:	6824      	ldr	r4, [r4, #0]
 800bbd6:	2c00      	cmp	r4, #0
 800bbd8:	d1f7      	bne.n	800bbca <_fwalk_reent+0xe>
 800bbda:	4638      	mov	r0, r7
 800bbdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbe0:	89ab      	ldrh	r3, [r5, #12]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d907      	bls.n	800bbf6 <_fwalk_reent+0x3a>
 800bbe6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bbea:	3301      	adds	r3, #1
 800bbec:	d003      	beq.n	800bbf6 <_fwalk_reent+0x3a>
 800bbee:	4629      	mov	r1, r5
 800bbf0:	4630      	mov	r0, r6
 800bbf2:	47c0      	blx	r8
 800bbf4:	4307      	orrs	r7, r0
 800bbf6:	3568      	adds	r5, #104	; 0x68
 800bbf8:	e7e9      	b.n	800bbce <_fwalk_reent+0x12>

0800bbfa <rshift>:
 800bbfa:	6903      	ldr	r3, [r0, #16]
 800bbfc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bc00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc04:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bc08:	f100 0414 	add.w	r4, r0, #20
 800bc0c:	dd45      	ble.n	800bc9a <rshift+0xa0>
 800bc0e:	f011 011f 	ands.w	r1, r1, #31
 800bc12:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bc16:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bc1a:	d10c      	bne.n	800bc36 <rshift+0x3c>
 800bc1c:	f100 0710 	add.w	r7, r0, #16
 800bc20:	4629      	mov	r1, r5
 800bc22:	42b1      	cmp	r1, r6
 800bc24:	d334      	bcc.n	800bc90 <rshift+0x96>
 800bc26:	1a9b      	subs	r3, r3, r2
 800bc28:	009b      	lsls	r3, r3, #2
 800bc2a:	1eea      	subs	r2, r5, #3
 800bc2c:	4296      	cmp	r6, r2
 800bc2e:	bf38      	it	cc
 800bc30:	2300      	movcc	r3, #0
 800bc32:	4423      	add	r3, r4
 800bc34:	e015      	b.n	800bc62 <rshift+0x68>
 800bc36:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bc3a:	f1c1 0820 	rsb	r8, r1, #32
 800bc3e:	40cf      	lsrs	r7, r1
 800bc40:	f105 0e04 	add.w	lr, r5, #4
 800bc44:	46a1      	mov	r9, r4
 800bc46:	4576      	cmp	r6, lr
 800bc48:	46f4      	mov	ip, lr
 800bc4a:	d815      	bhi.n	800bc78 <rshift+0x7e>
 800bc4c:	1a9a      	subs	r2, r3, r2
 800bc4e:	0092      	lsls	r2, r2, #2
 800bc50:	3a04      	subs	r2, #4
 800bc52:	3501      	adds	r5, #1
 800bc54:	42ae      	cmp	r6, r5
 800bc56:	bf38      	it	cc
 800bc58:	2200      	movcc	r2, #0
 800bc5a:	18a3      	adds	r3, r4, r2
 800bc5c:	50a7      	str	r7, [r4, r2]
 800bc5e:	b107      	cbz	r7, 800bc62 <rshift+0x68>
 800bc60:	3304      	adds	r3, #4
 800bc62:	1b1a      	subs	r2, r3, r4
 800bc64:	42a3      	cmp	r3, r4
 800bc66:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bc6a:	bf08      	it	eq
 800bc6c:	2300      	moveq	r3, #0
 800bc6e:	6102      	str	r2, [r0, #16]
 800bc70:	bf08      	it	eq
 800bc72:	6143      	streq	r3, [r0, #20]
 800bc74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc78:	f8dc c000 	ldr.w	ip, [ip]
 800bc7c:	fa0c fc08 	lsl.w	ip, ip, r8
 800bc80:	ea4c 0707 	orr.w	r7, ip, r7
 800bc84:	f849 7b04 	str.w	r7, [r9], #4
 800bc88:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bc8c:	40cf      	lsrs	r7, r1
 800bc8e:	e7da      	b.n	800bc46 <rshift+0x4c>
 800bc90:	f851 cb04 	ldr.w	ip, [r1], #4
 800bc94:	f847 cf04 	str.w	ip, [r7, #4]!
 800bc98:	e7c3      	b.n	800bc22 <rshift+0x28>
 800bc9a:	4623      	mov	r3, r4
 800bc9c:	e7e1      	b.n	800bc62 <rshift+0x68>

0800bc9e <__hexdig_fun>:
 800bc9e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bca2:	2b09      	cmp	r3, #9
 800bca4:	d802      	bhi.n	800bcac <__hexdig_fun+0xe>
 800bca6:	3820      	subs	r0, #32
 800bca8:	b2c0      	uxtb	r0, r0
 800bcaa:	4770      	bx	lr
 800bcac:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bcb0:	2b05      	cmp	r3, #5
 800bcb2:	d801      	bhi.n	800bcb8 <__hexdig_fun+0x1a>
 800bcb4:	3847      	subs	r0, #71	; 0x47
 800bcb6:	e7f7      	b.n	800bca8 <__hexdig_fun+0xa>
 800bcb8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bcbc:	2b05      	cmp	r3, #5
 800bcbe:	d801      	bhi.n	800bcc4 <__hexdig_fun+0x26>
 800bcc0:	3827      	subs	r0, #39	; 0x27
 800bcc2:	e7f1      	b.n	800bca8 <__hexdig_fun+0xa>
 800bcc4:	2000      	movs	r0, #0
 800bcc6:	4770      	bx	lr

0800bcc8 <__gethex>:
 800bcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bccc:	ed2d 8b02 	vpush	{d8}
 800bcd0:	b089      	sub	sp, #36	; 0x24
 800bcd2:	ee08 0a10 	vmov	s16, r0
 800bcd6:	9304      	str	r3, [sp, #16]
 800bcd8:	4bb4      	ldr	r3, [pc, #720]	; (800bfac <__gethex+0x2e4>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	9301      	str	r3, [sp, #4]
 800bcde:	4618      	mov	r0, r3
 800bce0:	468b      	mov	fp, r1
 800bce2:	4690      	mov	r8, r2
 800bce4:	f7f4 fa74 	bl	80001d0 <strlen>
 800bce8:	9b01      	ldr	r3, [sp, #4]
 800bcea:	f8db 2000 	ldr.w	r2, [fp]
 800bcee:	4403      	add	r3, r0
 800bcf0:	4682      	mov	sl, r0
 800bcf2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bcf6:	9305      	str	r3, [sp, #20]
 800bcf8:	1c93      	adds	r3, r2, #2
 800bcfa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bcfe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bd02:	32fe      	adds	r2, #254	; 0xfe
 800bd04:	18d1      	adds	r1, r2, r3
 800bd06:	461f      	mov	r7, r3
 800bd08:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bd0c:	9100      	str	r1, [sp, #0]
 800bd0e:	2830      	cmp	r0, #48	; 0x30
 800bd10:	d0f8      	beq.n	800bd04 <__gethex+0x3c>
 800bd12:	f7ff ffc4 	bl	800bc9e <__hexdig_fun>
 800bd16:	4604      	mov	r4, r0
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	d13a      	bne.n	800bd92 <__gethex+0xca>
 800bd1c:	9901      	ldr	r1, [sp, #4]
 800bd1e:	4652      	mov	r2, sl
 800bd20:	4638      	mov	r0, r7
 800bd22:	f001 fc28 	bl	800d576 <strncmp>
 800bd26:	4605      	mov	r5, r0
 800bd28:	2800      	cmp	r0, #0
 800bd2a:	d168      	bne.n	800bdfe <__gethex+0x136>
 800bd2c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bd30:	eb07 060a 	add.w	r6, r7, sl
 800bd34:	f7ff ffb3 	bl	800bc9e <__hexdig_fun>
 800bd38:	2800      	cmp	r0, #0
 800bd3a:	d062      	beq.n	800be02 <__gethex+0x13a>
 800bd3c:	4633      	mov	r3, r6
 800bd3e:	7818      	ldrb	r0, [r3, #0]
 800bd40:	2830      	cmp	r0, #48	; 0x30
 800bd42:	461f      	mov	r7, r3
 800bd44:	f103 0301 	add.w	r3, r3, #1
 800bd48:	d0f9      	beq.n	800bd3e <__gethex+0x76>
 800bd4a:	f7ff ffa8 	bl	800bc9e <__hexdig_fun>
 800bd4e:	2301      	movs	r3, #1
 800bd50:	fab0 f480 	clz	r4, r0
 800bd54:	0964      	lsrs	r4, r4, #5
 800bd56:	4635      	mov	r5, r6
 800bd58:	9300      	str	r3, [sp, #0]
 800bd5a:	463a      	mov	r2, r7
 800bd5c:	4616      	mov	r6, r2
 800bd5e:	3201      	adds	r2, #1
 800bd60:	7830      	ldrb	r0, [r6, #0]
 800bd62:	f7ff ff9c 	bl	800bc9e <__hexdig_fun>
 800bd66:	2800      	cmp	r0, #0
 800bd68:	d1f8      	bne.n	800bd5c <__gethex+0x94>
 800bd6a:	9901      	ldr	r1, [sp, #4]
 800bd6c:	4652      	mov	r2, sl
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f001 fc01 	bl	800d576 <strncmp>
 800bd74:	b980      	cbnz	r0, 800bd98 <__gethex+0xd0>
 800bd76:	b94d      	cbnz	r5, 800bd8c <__gethex+0xc4>
 800bd78:	eb06 050a 	add.w	r5, r6, sl
 800bd7c:	462a      	mov	r2, r5
 800bd7e:	4616      	mov	r6, r2
 800bd80:	3201      	adds	r2, #1
 800bd82:	7830      	ldrb	r0, [r6, #0]
 800bd84:	f7ff ff8b 	bl	800bc9e <__hexdig_fun>
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	d1f8      	bne.n	800bd7e <__gethex+0xb6>
 800bd8c:	1bad      	subs	r5, r5, r6
 800bd8e:	00ad      	lsls	r5, r5, #2
 800bd90:	e004      	b.n	800bd9c <__gethex+0xd4>
 800bd92:	2400      	movs	r4, #0
 800bd94:	4625      	mov	r5, r4
 800bd96:	e7e0      	b.n	800bd5a <__gethex+0x92>
 800bd98:	2d00      	cmp	r5, #0
 800bd9a:	d1f7      	bne.n	800bd8c <__gethex+0xc4>
 800bd9c:	7833      	ldrb	r3, [r6, #0]
 800bd9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bda2:	2b50      	cmp	r3, #80	; 0x50
 800bda4:	d13b      	bne.n	800be1e <__gethex+0x156>
 800bda6:	7873      	ldrb	r3, [r6, #1]
 800bda8:	2b2b      	cmp	r3, #43	; 0x2b
 800bdaa:	d02c      	beq.n	800be06 <__gethex+0x13e>
 800bdac:	2b2d      	cmp	r3, #45	; 0x2d
 800bdae:	d02e      	beq.n	800be0e <__gethex+0x146>
 800bdb0:	1c71      	adds	r1, r6, #1
 800bdb2:	f04f 0900 	mov.w	r9, #0
 800bdb6:	7808      	ldrb	r0, [r1, #0]
 800bdb8:	f7ff ff71 	bl	800bc9e <__hexdig_fun>
 800bdbc:	1e43      	subs	r3, r0, #1
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	2b18      	cmp	r3, #24
 800bdc2:	d82c      	bhi.n	800be1e <__gethex+0x156>
 800bdc4:	f1a0 0210 	sub.w	r2, r0, #16
 800bdc8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bdcc:	f7ff ff67 	bl	800bc9e <__hexdig_fun>
 800bdd0:	1e43      	subs	r3, r0, #1
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	2b18      	cmp	r3, #24
 800bdd6:	d91d      	bls.n	800be14 <__gethex+0x14c>
 800bdd8:	f1b9 0f00 	cmp.w	r9, #0
 800bddc:	d000      	beq.n	800bde0 <__gethex+0x118>
 800bdde:	4252      	negs	r2, r2
 800bde0:	4415      	add	r5, r2
 800bde2:	f8cb 1000 	str.w	r1, [fp]
 800bde6:	b1e4      	cbz	r4, 800be22 <__gethex+0x15a>
 800bde8:	9b00      	ldr	r3, [sp, #0]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	bf14      	ite	ne
 800bdee:	2700      	movne	r7, #0
 800bdf0:	2706      	moveq	r7, #6
 800bdf2:	4638      	mov	r0, r7
 800bdf4:	b009      	add	sp, #36	; 0x24
 800bdf6:	ecbd 8b02 	vpop	{d8}
 800bdfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdfe:	463e      	mov	r6, r7
 800be00:	4625      	mov	r5, r4
 800be02:	2401      	movs	r4, #1
 800be04:	e7ca      	b.n	800bd9c <__gethex+0xd4>
 800be06:	f04f 0900 	mov.w	r9, #0
 800be0a:	1cb1      	adds	r1, r6, #2
 800be0c:	e7d3      	b.n	800bdb6 <__gethex+0xee>
 800be0e:	f04f 0901 	mov.w	r9, #1
 800be12:	e7fa      	b.n	800be0a <__gethex+0x142>
 800be14:	230a      	movs	r3, #10
 800be16:	fb03 0202 	mla	r2, r3, r2, r0
 800be1a:	3a10      	subs	r2, #16
 800be1c:	e7d4      	b.n	800bdc8 <__gethex+0x100>
 800be1e:	4631      	mov	r1, r6
 800be20:	e7df      	b.n	800bde2 <__gethex+0x11a>
 800be22:	1bf3      	subs	r3, r6, r7
 800be24:	3b01      	subs	r3, #1
 800be26:	4621      	mov	r1, r4
 800be28:	2b07      	cmp	r3, #7
 800be2a:	dc0b      	bgt.n	800be44 <__gethex+0x17c>
 800be2c:	ee18 0a10 	vmov	r0, s16
 800be30:	f000 fad8 	bl	800c3e4 <_Balloc>
 800be34:	4604      	mov	r4, r0
 800be36:	b940      	cbnz	r0, 800be4a <__gethex+0x182>
 800be38:	4b5d      	ldr	r3, [pc, #372]	; (800bfb0 <__gethex+0x2e8>)
 800be3a:	4602      	mov	r2, r0
 800be3c:	21de      	movs	r1, #222	; 0xde
 800be3e:	485d      	ldr	r0, [pc, #372]	; (800bfb4 <__gethex+0x2ec>)
 800be40:	f001 fbcc 	bl	800d5dc <__assert_func>
 800be44:	3101      	adds	r1, #1
 800be46:	105b      	asrs	r3, r3, #1
 800be48:	e7ee      	b.n	800be28 <__gethex+0x160>
 800be4a:	f100 0914 	add.w	r9, r0, #20
 800be4e:	f04f 0b00 	mov.w	fp, #0
 800be52:	f1ca 0301 	rsb	r3, sl, #1
 800be56:	f8cd 9008 	str.w	r9, [sp, #8]
 800be5a:	f8cd b000 	str.w	fp, [sp]
 800be5e:	9306      	str	r3, [sp, #24]
 800be60:	42b7      	cmp	r7, r6
 800be62:	d340      	bcc.n	800bee6 <__gethex+0x21e>
 800be64:	9802      	ldr	r0, [sp, #8]
 800be66:	9b00      	ldr	r3, [sp, #0]
 800be68:	f840 3b04 	str.w	r3, [r0], #4
 800be6c:	eba0 0009 	sub.w	r0, r0, r9
 800be70:	1080      	asrs	r0, r0, #2
 800be72:	0146      	lsls	r6, r0, #5
 800be74:	6120      	str	r0, [r4, #16]
 800be76:	4618      	mov	r0, r3
 800be78:	f000 fba6 	bl	800c5c8 <__hi0bits>
 800be7c:	1a30      	subs	r0, r6, r0
 800be7e:	f8d8 6000 	ldr.w	r6, [r8]
 800be82:	42b0      	cmp	r0, r6
 800be84:	dd63      	ble.n	800bf4e <__gethex+0x286>
 800be86:	1b87      	subs	r7, r0, r6
 800be88:	4639      	mov	r1, r7
 800be8a:	4620      	mov	r0, r4
 800be8c:	f000 ff4a 	bl	800cd24 <__any_on>
 800be90:	4682      	mov	sl, r0
 800be92:	b1a8      	cbz	r0, 800bec0 <__gethex+0x1f8>
 800be94:	1e7b      	subs	r3, r7, #1
 800be96:	1159      	asrs	r1, r3, #5
 800be98:	f003 021f 	and.w	r2, r3, #31
 800be9c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bea0:	f04f 0a01 	mov.w	sl, #1
 800bea4:	fa0a f202 	lsl.w	r2, sl, r2
 800bea8:	420a      	tst	r2, r1
 800beaa:	d009      	beq.n	800bec0 <__gethex+0x1f8>
 800beac:	4553      	cmp	r3, sl
 800beae:	dd05      	ble.n	800bebc <__gethex+0x1f4>
 800beb0:	1eb9      	subs	r1, r7, #2
 800beb2:	4620      	mov	r0, r4
 800beb4:	f000 ff36 	bl	800cd24 <__any_on>
 800beb8:	2800      	cmp	r0, #0
 800beba:	d145      	bne.n	800bf48 <__gethex+0x280>
 800bebc:	f04f 0a02 	mov.w	sl, #2
 800bec0:	4639      	mov	r1, r7
 800bec2:	4620      	mov	r0, r4
 800bec4:	f7ff fe99 	bl	800bbfa <rshift>
 800bec8:	443d      	add	r5, r7
 800beca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bece:	42ab      	cmp	r3, r5
 800bed0:	da4c      	bge.n	800bf6c <__gethex+0x2a4>
 800bed2:	ee18 0a10 	vmov	r0, s16
 800bed6:	4621      	mov	r1, r4
 800bed8:	f000 fac4 	bl	800c464 <_Bfree>
 800bedc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bede:	2300      	movs	r3, #0
 800bee0:	6013      	str	r3, [r2, #0]
 800bee2:	27a3      	movs	r7, #163	; 0xa3
 800bee4:	e785      	b.n	800bdf2 <__gethex+0x12a>
 800bee6:	1e73      	subs	r3, r6, #1
 800bee8:	9a05      	ldr	r2, [sp, #20]
 800beea:	9303      	str	r3, [sp, #12]
 800beec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bef0:	4293      	cmp	r3, r2
 800bef2:	d019      	beq.n	800bf28 <__gethex+0x260>
 800bef4:	f1bb 0f20 	cmp.w	fp, #32
 800bef8:	d107      	bne.n	800bf0a <__gethex+0x242>
 800befa:	9b02      	ldr	r3, [sp, #8]
 800befc:	9a00      	ldr	r2, [sp, #0]
 800befe:	f843 2b04 	str.w	r2, [r3], #4
 800bf02:	9302      	str	r3, [sp, #8]
 800bf04:	2300      	movs	r3, #0
 800bf06:	9300      	str	r3, [sp, #0]
 800bf08:	469b      	mov	fp, r3
 800bf0a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bf0e:	f7ff fec6 	bl	800bc9e <__hexdig_fun>
 800bf12:	9b00      	ldr	r3, [sp, #0]
 800bf14:	f000 000f 	and.w	r0, r0, #15
 800bf18:	fa00 f00b 	lsl.w	r0, r0, fp
 800bf1c:	4303      	orrs	r3, r0
 800bf1e:	9300      	str	r3, [sp, #0]
 800bf20:	f10b 0b04 	add.w	fp, fp, #4
 800bf24:	9b03      	ldr	r3, [sp, #12]
 800bf26:	e00d      	b.n	800bf44 <__gethex+0x27c>
 800bf28:	9b03      	ldr	r3, [sp, #12]
 800bf2a:	9a06      	ldr	r2, [sp, #24]
 800bf2c:	4413      	add	r3, r2
 800bf2e:	42bb      	cmp	r3, r7
 800bf30:	d3e0      	bcc.n	800bef4 <__gethex+0x22c>
 800bf32:	4618      	mov	r0, r3
 800bf34:	9901      	ldr	r1, [sp, #4]
 800bf36:	9307      	str	r3, [sp, #28]
 800bf38:	4652      	mov	r2, sl
 800bf3a:	f001 fb1c 	bl	800d576 <strncmp>
 800bf3e:	9b07      	ldr	r3, [sp, #28]
 800bf40:	2800      	cmp	r0, #0
 800bf42:	d1d7      	bne.n	800bef4 <__gethex+0x22c>
 800bf44:	461e      	mov	r6, r3
 800bf46:	e78b      	b.n	800be60 <__gethex+0x198>
 800bf48:	f04f 0a03 	mov.w	sl, #3
 800bf4c:	e7b8      	b.n	800bec0 <__gethex+0x1f8>
 800bf4e:	da0a      	bge.n	800bf66 <__gethex+0x29e>
 800bf50:	1a37      	subs	r7, r6, r0
 800bf52:	4621      	mov	r1, r4
 800bf54:	ee18 0a10 	vmov	r0, s16
 800bf58:	463a      	mov	r2, r7
 800bf5a:	f000 fc9f 	bl	800c89c <__lshift>
 800bf5e:	1bed      	subs	r5, r5, r7
 800bf60:	4604      	mov	r4, r0
 800bf62:	f100 0914 	add.w	r9, r0, #20
 800bf66:	f04f 0a00 	mov.w	sl, #0
 800bf6a:	e7ae      	b.n	800beca <__gethex+0x202>
 800bf6c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bf70:	42a8      	cmp	r0, r5
 800bf72:	dd72      	ble.n	800c05a <__gethex+0x392>
 800bf74:	1b45      	subs	r5, r0, r5
 800bf76:	42ae      	cmp	r6, r5
 800bf78:	dc36      	bgt.n	800bfe8 <__gethex+0x320>
 800bf7a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bf7e:	2b02      	cmp	r3, #2
 800bf80:	d02a      	beq.n	800bfd8 <__gethex+0x310>
 800bf82:	2b03      	cmp	r3, #3
 800bf84:	d02c      	beq.n	800bfe0 <__gethex+0x318>
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d11c      	bne.n	800bfc4 <__gethex+0x2fc>
 800bf8a:	42ae      	cmp	r6, r5
 800bf8c:	d11a      	bne.n	800bfc4 <__gethex+0x2fc>
 800bf8e:	2e01      	cmp	r6, #1
 800bf90:	d112      	bne.n	800bfb8 <__gethex+0x2f0>
 800bf92:	9a04      	ldr	r2, [sp, #16]
 800bf94:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bf98:	6013      	str	r3, [r2, #0]
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	6123      	str	r3, [r4, #16]
 800bf9e:	f8c9 3000 	str.w	r3, [r9]
 800bfa2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bfa4:	2762      	movs	r7, #98	; 0x62
 800bfa6:	601c      	str	r4, [r3, #0]
 800bfa8:	e723      	b.n	800bdf2 <__gethex+0x12a>
 800bfaa:	bf00      	nop
 800bfac:	0800ddfc 	.word	0x0800ddfc
 800bfb0:	0800dd20 	.word	0x0800dd20
 800bfb4:	0800dd94 	.word	0x0800dd94
 800bfb8:	1e71      	subs	r1, r6, #1
 800bfba:	4620      	mov	r0, r4
 800bfbc:	f000 feb2 	bl	800cd24 <__any_on>
 800bfc0:	2800      	cmp	r0, #0
 800bfc2:	d1e6      	bne.n	800bf92 <__gethex+0x2ca>
 800bfc4:	ee18 0a10 	vmov	r0, s16
 800bfc8:	4621      	mov	r1, r4
 800bfca:	f000 fa4b 	bl	800c464 <_Bfree>
 800bfce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	6013      	str	r3, [r2, #0]
 800bfd4:	2750      	movs	r7, #80	; 0x50
 800bfd6:	e70c      	b.n	800bdf2 <__gethex+0x12a>
 800bfd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d1f2      	bne.n	800bfc4 <__gethex+0x2fc>
 800bfde:	e7d8      	b.n	800bf92 <__gethex+0x2ca>
 800bfe0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1d5      	bne.n	800bf92 <__gethex+0x2ca>
 800bfe6:	e7ed      	b.n	800bfc4 <__gethex+0x2fc>
 800bfe8:	1e6f      	subs	r7, r5, #1
 800bfea:	f1ba 0f00 	cmp.w	sl, #0
 800bfee:	d131      	bne.n	800c054 <__gethex+0x38c>
 800bff0:	b127      	cbz	r7, 800bffc <__gethex+0x334>
 800bff2:	4639      	mov	r1, r7
 800bff4:	4620      	mov	r0, r4
 800bff6:	f000 fe95 	bl	800cd24 <__any_on>
 800bffa:	4682      	mov	sl, r0
 800bffc:	117b      	asrs	r3, r7, #5
 800bffe:	2101      	movs	r1, #1
 800c000:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c004:	f007 071f 	and.w	r7, r7, #31
 800c008:	fa01 f707 	lsl.w	r7, r1, r7
 800c00c:	421f      	tst	r7, r3
 800c00e:	4629      	mov	r1, r5
 800c010:	4620      	mov	r0, r4
 800c012:	bf18      	it	ne
 800c014:	f04a 0a02 	orrne.w	sl, sl, #2
 800c018:	1b76      	subs	r6, r6, r5
 800c01a:	f7ff fdee 	bl	800bbfa <rshift>
 800c01e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c022:	2702      	movs	r7, #2
 800c024:	f1ba 0f00 	cmp.w	sl, #0
 800c028:	d048      	beq.n	800c0bc <__gethex+0x3f4>
 800c02a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c02e:	2b02      	cmp	r3, #2
 800c030:	d015      	beq.n	800c05e <__gethex+0x396>
 800c032:	2b03      	cmp	r3, #3
 800c034:	d017      	beq.n	800c066 <__gethex+0x39e>
 800c036:	2b01      	cmp	r3, #1
 800c038:	d109      	bne.n	800c04e <__gethex+0x386>
 800c03a:	f01a 0f02 	tst.w	sl, #2
 800c03e:	d006      	beq.n	800c04e <__gethex+0x386>
 800c040:	f8d9 0000 	ldr.w	r0, [r9]
 800c044:	ea4a 0a00 	orr.w	sl, sl, r0
 800c048:	f01a 0f01 	tst.w	sl, #1
 800c04c:	d10e      	bne.n	800c06c <__gethex+0x3a4>
 800c04e:	f047 0710 	orr.w	r7, r7, #16
 800c052:	e033      	b.n	800c0bc <__gethex+0x3f4>
 800c054:	f04f 0a01 	mov.w	sl, #1
 800c058:	e7d0      	b.n	800bffc <__gethex+0x334>
 800c05a:	2701      	movs	r7, #1
 800c05c:	e7e2      	b.n	800c024 <__gethex+0x35c>
 800c05e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c060:	f1c3 0301 	rsb	r3, r3, #1
 800c064:	9315      	str	r3, [sp, #84]	; 0x54
 800c066:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d0f0      	beq.n	800c04e <__gethex+0x386>
 800c06c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c070:	f104 0314 	add.w	r3, r4, #20
 800c074:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c078:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c07c:	f04f 0c00 	mov.w	ip, #0
 800c080:	4618      	mov	r0, r3
 800c082:	f853 2b04 	ldr.w	r2, [r3], #4
 800c086:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c08a:	d01c      	beq.n	800c0c6 <__gethex+0x3fe>
 800c08c:	3201      	adds	r2, #1
 800c08e:	6002      	str	r2, [r0, #0]
 800c090:	2f02      	cmp	r7, #2
 800c092:	f104 0314 	add.w	r3, r4, #20
 800c096:	d13f      	bne.n	800c118 <__gethex+0x450>
 800c098:	f8d8 2000 	ldr.w	r2, [r8]
 800c09c:	3a01      	subs	r2, #1
 800c09e:	42b2      	cmp	r2, r6
 800c0a0:	d10a      	bne.n	800c0b8 <__gethex+0x3f0>
 800c0a2:	1171      	asrs	r1, r6, #5
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c0aa:	f006 061f 	and.w	r6, r6, #31
 800c0ae:	fa02 f606 	lsl.w	r6, r2, r6
 800c0b2:	421e      	tst	r6, r3
 800c0b4:	bf18      	it	ne
 800c0b6:	4617      	movne	r7, r2
 800c0b8:	f047 0720 	orr.w	r7, r7, #32
 800c0bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c0be:	601c      	str	r4, [r3, #0]
 800c0c0:	9b04      	ldr	r3, [sp, #16]
 800c0c2:	601d      	str	r5, [r3, #0]
 800c0c4:	e695      	b.n	800bdf2 <__gethex+0x12a>
 800c0c6:	4299      	cmp	r1, r3
 800c0c8:	f843 cc04 	str.w	ip, [r3, #-4]
 800c0cc:	d8d8      	bhi.n	800c080 <__gethex+0x3b8>
 800c0ce:	68a3      	ldr	r3, [r4, #8]
 800c0d0:	459b      	cmp	fp, r3
 800c0d2:	db19      	blt.n	800c108 <__gethex+0x440>
 800c0d4:	6861      	ldr	r1, [r4, #4]
 800c0d6:	ee18 0a10 	vmov	r0, s16
 800c0da:	3101      	adds	r1, #1
 800c0dc:	f000 f982 	bl	800c3e4 <_Balloc>
 800c0e0:	4681      	mov	r9, r0
 800c0e2:	b918      	cbnz	r0, 800c0ec <__gethex+0x424>
 800c0e4:	4b1a      	ldr	r3, [pc, #104]	; (800c150 <__gethex+0x488>)
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	2184      	movs	r1, #132	; 0x84
 800c0ea:	e6a8      	b.n	800be3e <__gethex+0x176>
 800c0ec:	6922      	ldr	r2, [r4, #16]
 800c0ee:	3202      	adds	r2, #2
 800c0f0:	f104 010c 	add.w	r1, r4, #12
 800c0f4:	0092      	lsls	r2, r2, #2
 800c0f6:	300c      	adds	r0, #12
 800c0f8:	f7fc fe62 	bl	8008dc0 <memcpy>
 800c0fc:	4621      	mov	r1, r4
 800c0fe:	ee18 0a10 	vmov	r0, s16
 800c102:	f000 f9af 	bl	800c464 <_Bfree>
 800c106:	464c      	mov	r4, r9
 800c108:	6923      	ldr	r3, [r4, #16]
 800c10a:	1c5a      	adds	r2, r3, #1
 800c10c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c110:	6122      	str	r2, [r4, #16]
 800c112:	2201      	movs	r2, #1
 800c114:	615a      	str	r2, [r3, #20]
 800c116:	e7bb      	b.n	800c090 <__gethex+0x3c8>
 800c118:	6922      	ldr	r2, [r4, #16]
 800c11a:	455a      	cmp	r2, fp
 800c11c:	dd0b      	ble.n	800c136 <__gethex+0x46e>
 800c11e:	2101      	movs	r1, #1
 800c120:	4620      	mov	r0, r4
 800c122:	f7ff fd6a 	bl	800bbfa <rshift>
 800c126:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c12a:	3501      	adds	r5, #1
 800c12c:	42ab      	cmp	r3, r5
 800c12e:	f6ff aed0 	blt.w	800bed2 <__gethex+0x20a>
 800c132:	2701      	movs	r7, #1
 800c134:	e7c0      	b.n	800c0b8 <__gethex+0x3f0>
 800c136:	f016 061f 	ands.w	r6, r6, #31
 800c13a:	d0fa      	beq.n	800c132 <__gethex+0x46a>
 800c13c:	4453      	add	r3, sl
 800c13e:	f1c6 0620 	rsb	r6, r6, #32
 800c142:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c146:	f000 fa3f 	bl	800c5c8 <__hi0bits>
 800c14a:	42b0      	cmp	r0, r6
 800c14c:	dbe7      	blt.n	800c11e <__gethex+0x456>
 800c14e:	e7f0      	b.n	800c132 <__gethex+0x46a>
 800c150:	0800dd20 	.word	0x0800dd20

0800c154 <L_shift>:
 800c154:	f1c2 0208 	rsb	r2, r2, #8
 800c158:	0092      	lsls	r2, r2, #2
 800c15a:	b570      	push	{r4, r5, r6, lr}
 800c15c:	f1c2 0620 	rsb	r6, r2, #32
 800c160:	6843      	ldr	r3, [r0, #4]
 800c162:	6804      	ldr	r4, [r0, #0]
 800c164:	fa03 f506 	lsl.w	r5, r3, r6
 800c168:	432c      	orrs	r4, r5
 800c16a:	40d3      	lsrs	r3, r2
 800c16c:	6004      	str	r4, [r0, #0]
 800c16e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c172:	4288      	cmp	r0, r1
 800c174:	d3f4      	bcc.n	800c160 <L_shift+0xc>
 800c176:	bd70      	pop	{r4, r5, r6, pc}

0800c178 <__match>:
 800c178:	b530      	push	{r4, r5, lr}
 800c17a:	6803      	ldr	r3, [r0, #0]
 800c17c:	3301      	adds	r3, #1
 800c17e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c182:	b914      	cbnz	r4, 800c18a <__match+0x12>
 800c184:	6003      	str	r3, [r0, #0]
 800c186:	2001      	movs	r0, #1
 800c188:	bd30      	pop	{r4, r5, pc}
 800c18a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c18e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c192:	2d19      	cmp	r5, #25
 800c194:	bf98      	it	ls
 800c196:	3220      	addls	r2, #32
 800c198:	42a2      	cmp	r2, r4
 800c19a:	d0f0      	beq.n	800c17e <__match+0x6>
 800c19c:	2000      	movs	r0, #0
 800c19e:	e7f3      	b.n	800c188 <__match+0x10>

0800c1a0 <__hexnan>:
 800c1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a4:	680b      	ldr	r3, [r1, #0]
 800c1a6:	115e      	asrs	r6, r3, #5
 800c1a8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c1ac:	f013 031f 	ands.w	r3, r3, #31
 800c1b0:	b087      	sub	sp, #28
 800c1b2:	bf18      	it	ne
 800c1b4:	3604      	addne	r6, #4
 800c1b6:	2500      	movs	r5, #0
 800c1b8:	1f37      	subs	r7, r6, #4
 800c1ba:	4690      	mov	r8, r2
 800c1bc:	6802      	ldr	r2, [r0, #0]
 800c1be:	9301      	str	r3, [sp, #4]
 800c1c0:	4682      	mov	sl, r0
 800c1c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c1c6:	46b9      	mov	r9, r7
 800c1c8:	463c      	mov	r4, r7
 800c1ca:	9502      	str	r5, [sp, #8]
 800c1cc:	46ab      	mov	fp, r5
 800c1ce:	7851      	ldrb	r1, [r2, #1]
 800c1d0:	1c53      	adds	r3, r2, #1
 800c1d2:	9303      	str	r3, [sp, #12]
 800c1d4:	b341      	cbz	r1, 800c228 <__hexnan+0x88>
 800c1d6:	4608      	mov	r0, r1
 800c1d8:	9205      	str	r2, [sp, #20]
 800c1da:	9104      	str	r1, [sp, #16]
 800c1dc:	f7ff fd5f 	bl	800bc9e <__hexdig_fun>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	d14f      	bne.n	800c284 <__hexnan+0xe4>
 800c1e4:	9904      	ldr	r1, [sp, #16]
 800c1e6:	9a05      	ldr	r2, [sp, #20]
 800c1e8:	2920      	cmp	r1, #32
 800c1ea:	d818      	bhi.n	800c21e <__hexnan+0x7e>
 800c1ec:	9b02      	ldr	r3, [sp, #8]
 800c1ee:	459b      	cmp	fp, r3
 800c1f0:	dd13      	ble.n	800c21a <__hexnan+0x7a>
 800c1f2:	454c      	cmp	r4, r9
 800c1f4:	d206      	bcs.n	800c204 <__hexnan+0x64>
 800c1f6:	2d07      	cmp	r5, #7
 800c1f8:	dc04      	bgt.n	800c204 <__hexnan+0x64>
 800c1fa:	462a      	mov	r2, r5
 800c1fc:	4649      	mov	r1, r9
 800c1fe:	4620      	mov	r0, r4
 800c200:	f7ff ffa8 	bl	800c154 <L_shift>
 800c204:	4544      	cmp	r4, r8
 800c206:	d950      	bls.n	800c2aa <__hexnan+0x10a>
 800c208:	2300      	movs	r3, #0
 800c20a:	f1a4 0904 	sub.w	r9, r4, #4
 800c20e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c212:	f8cd b008 	str.w	fp, [sp, #8]
 800c216:	464c      	mov	r4, r9
 800c218:	461d      	mov	r5, r3
 800c21a:	9a03      	ldr	r2, [sp, #12]
 800c21c:	e7d7      	b.n	800c1ce <__hexnan+0x2e>
 800c21e:	2929      	cmp	r1, #41	; 0x29
 800c220:	d156      	bne.n	800c2d0 <__hexnan+0x130>
 800c222:	3202      	adds	r2, #2
 800c224:	f8ca 2000 	str.w	r2, [sl]
 800c228:	f1bb 0f00 	cmp.w	fp, #0
 800c22c:	d050      	beq.n	800c2d0 <__hexnan+0x130>
 800c22e:	454c      	cmp	r4, r9
 800c230:	d206      	bcs.n	800c240 <__hexnan+0xa0>
 800c232:	2d07      	cmp	r5, #7
 800c234:	dc04      	bgt.n	800c240 <__hexnan+0xa0>
 800c236:	462a      	mov	r2, r5
 800c238:	4649      	mov	r1, r9
 800c23a:	4620      	mov	r0, r4
 800c23c:	f7ff ff8a 	bl	800c154 <L_shift>
 800c240:	4544      	cmp	r4, r8
 800c242:	d934      	bls.n	800c2ae <__hexnan+0x10e>
 800c244:	f1a8 0204 	sub.w	r2, r8, #4
 800c248:	4623      	mov	r3, r4
 800c24a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c24e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c252:	429f      	cmp	r7, r3
 800c254:	d2f9      	bcs.n	800c24a <__hexnan+0xaa>
 800c256:	1b3b      	subs	r3, r7, r4
 800c258:	f023 0303 	bic.w	r3, r3, #3
 800c25c:	3304      	adds	r3, #4
 800c25e:	3401      	adds	r4, #1
 800c260:	3e03      	subs	r6, #3
 800c262:	42b4      	cmp	r4, r6
 800c264:	bf88      	it	hi
 800c266:	2304      	movhi	r3, #4
 800c268:	4443      	add	r3, r8
 800c26a:	2200      	movs	r2, #0
 800c26c:	f843 2b04 	str.w	r2, [r3], #4
 800c270:	429f      	cmp	r7, r3
 800c272:	d2fb      	bcs.n	800c26c <__hexnan+0xcc>
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	b91b      	cbnz	r3, 800c280 <__hexnan+0xe0>
 800c278:	4547      	cmp	r7, r8
 800c27a:	d127      	bne.n	800c2cc <__hexnan+0x12c>
 800c27c:	2301      	movs	r3, #1
 800c27e:	603b      	str	r3, [r7, #0]
 800c280:	2005      	movs	r0, #5
 800c282:	e026      	b.n	800c2d2 <__hexnan+0x132>
 800c284:	3501      	adds	r5, #1
 800c286:	2d08      	cmp	r5, #8
 800c288:	f10b 0b01 	add.w	fp, fp, #1
 800c28c:	dd06      	ble.n	800c29c <__hexnan+0xfc>
 800c28e:	4544      	cmp	r4, r8
 800c290:	d9c3      	bls.n	800c21a <__hexnan+0x7a>
 800c292:	2300      	movs	r3, #0
 800c294:	f844 3c04 	str.w	r3, [r4, #-4]
 800c298:	2501      	movs	r5, #1
 800c29a:	3c04      	subs	r4, #4
 800c29c:	6822      	ldr	r2, [r4, #0]
 800c29e:	f000 000f 	and.w	r0, r0, #15
 800c2a2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c2a6:	6022      	str	r2, [r4, #0]
 800c2a8:	e7b7      	b.n	800c21a <__hexnan+0x7a>
 800c2aa:	2508      	movs	r5, #8
 800c2ac:	e7b5      	b.n	800c21a <__hexnan+0x7a>
 800c2ae:	9b01      	ldr	r3, [sp, #4]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d0df      	beq.n	800c274 <__hexnan+0xd4>
 800c2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800c2b8:	f1c3 0320 	rsb	r3, r3, #32
 800c2bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c2c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c2c4:	401a      	ands	r2, r3
 800c2c6:	f846 2c04 	str.w	r2, [r6, #-4]
 800c2ca:	e7d3      	b.n	800c274 <__hexnan+0xd4>
 800c2cc:	3f04      	subs	r7, #4
 800c2ce:	e7d1      	b.n	800c274 <__hexnan+0xd4>
 800c2d0:	2004      	movs	r0, #4
 800c2d2:	b007      	add	sp, #28
 800c2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c2d8 <_localeconv_r>:
 800c2d8:	4800      	ldr	r0, [pc, #0]	; (800c2dc <_localeconv_r+0x4>)
 800c2da:	4770      	bx	lr
 800c2dc:	200007c0 	.word	0x200007c0

0800c2e0 <__retarget_lock_init_recursive>:
 800c2e0:	4770      	bx	lr

0800c2e2 <__retarget_lock_acquire_recursive>:
 800c2e2:	4770      	bx	lr

0800c2e4 <__retarget_lock_release_recursive>:
 800c2e4:	4770      	bx	lr

0800c2e6 <__swhatbuf_r>:
 800c2e6:	b570      	push	{r4, r5, r6, lr}
 800c2e8:	460e      	mov	r6, r1
 800c2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ee:	2900      	cmp	r1, #0
 800c2f0:	b096      	sub	sp, #88	; 0x58
 800c2f2:	4614      	mov	r4, r2
 800c2f4:	461d      	mov	r5, r3
 800c2f6:	da08      	bge.n	800c30a <__swhatbuf_r+0x24>
 800c2f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	602a      	str	r2, [r5, #0]
 800c300:	061a      	lsls	r2, r3, #24
 800c302:	d410      	bmi.n	800c326 <__swhatbuf_r+0x40>
 800c304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c308:	e00e      	b.n	800c328 <__swhatbuf_r+0x42>
 800c30a:	466a      	mov	r2, sp
 800c30c:	f001 f9a6 	bl	800d65c <_fstat_r>
 800c310:	2800      	cmp	r0, #0
 800c312:	dbf1      	blt.n	800c2f8 <__swhatbuf_r+0x12>
 800c314:	9a01      	ldr	r2, [sp, #4]
 800c316:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c31a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c31e:	425a      	negs	r2, r3
 800c320:	415a      	adcs	r2, r3
 800c322:	602a      	str	r2, [r5, #0]
 800c324:	e7ee      	b.n	800c304 <__swhatbuf_r+0x1e>
 800c326:	2340      	movs	r3, #64	; 0x40
 800c328:	2000      	movs	r0, #0
 800c32a:	6023      	str	r3, [r4, #0]
 800c32c:	b016      	add	sp, #88	; 0x58
 800c32e:	bd70      	pop	{r4, r5, r6, pc}

0800c330 <__smakebuf_r>:
 800c330:	898b      	ldrh	r3, [r1, #12]
 800c332:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c334:	079d      	lsls	r5, r3, #30
 800c336:	4606      	mov	r6, r0
 800c338:	460c      	mov	r4, r1
 800c33a:	d507      	bpl.n	800c34c <__smakebuf_r+0x1c>
 800c33c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c340:	6023      	str	r3, [r4, #0]
 800c342:	6123      	str	r3, [r4, #16]
 800c344:	2301      	movs	r3, #1
 800c346:	6163      	str	r3, [r4, #20]
 800c348:	b002      	add	sp, #8
 800c34a:	bd70      	pop	{r4, r5, r6, pc}
 800c34c:	ab01      	add	r3, sp, #4
 800c34e:	466a      	mov	r2, sp
 800c350:	f7ff ffc9 	bl	800c2e6 <__swhatbuf_r>
 800c354:	9900      	ldr	r1, [sp, #0]
 800c356:	4605      	mov	r5, r0
 800c358:	4630      	mov	r0, r6
 800c35a:	f000 fd87 	bl	800ce6c <_malloc_r>
 800c35e:	b948      	cbnz	r0, 800c374 <__smakebuf_r+0x44>
 800c360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c364:	059a      	lsls	r2, r3, #22
 800c366:	d4ef      	bmi.n	800c348 <__smakebuf_r+0x18>
 800c368:	f023 0303 	bic.w	r3, r3, #3
 800c36c:	f043 0302 	orr.w	r3, r3, #2
 800c370:	81a3      	strh	r3, [r4, #12]
 800c372:	e7e3      	b.n	800c33c <__smakebuf_r+0xc>
 800c374:	4b0d      	ldr	r3, [pc, #52]	; (800c3ac <__smakebuf_r+0x7c>)
 800c376:	62b3      	str	r3, [r6, #40]	; 0x28
 800c378:	89a3      	ldrh	r3, [r4, #12]
 800c37a:	6020      	str	r0, [r4, #0]
 800c37c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c380:	81a3      	strh	r3, [r4, #12]
 800c382:	9b00      	ldr	r3, [sp, #0]
 800c384:	6163      	str	r3, [r4, #20]
 800c386:	9b01      	ldr	r3, [sp, #4]
 800c388:	6120      	str	r0, [r4, #16]
 800c38a:	b15b      	cbz	r3, 800c3a4 <__smakebuf_r+0x74>
 800c38c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c390:	4630      	mov	r0, r6
 800c392:	f001 f975 	bl	800d680 <_isatty_r>
 800c396:	b128      	cbz	r0, 800c3a4 <__smakebuf_r+0x74>
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	f023 0303 	bic.w	r3, r3, #3
 800c39e:	f043 0301 	orr.w	r3, r3, #1
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	89a0      	ldrh	r0, [r4, #12]
 800c3a6:	4305      	orrs	r5, r0
 800c3a8:	81a5      	strh	r5, [r4, #12]
 800c3aa:	e7cd      	b.n	800c348 <__smakebuf_r+0x18>
 800c3ac:	0800ba59 	.word	0x0800ba59

0800c3b0 <malloc>:
 800c3b0:	4b02      	ldr	r3, [pc, #8]	; (800c3bc <malloc+0xc>)
 800c3b2:	4601      	mov	r1, r0
 800c3b4:	6818      	ldr	r0, [r3, #0]
 800c3b6:	f000 bd59 	b.w	800ce6c <_malloc_r>
 800c3ba:	bf00      	nop
 800c3bc:	20000668 	.word	0x20000668

0800c3c0 <__ascii_mbtowc>:
 800c3c0:	b082      	sub	sp, #8
 800c3c2:	b901      	cbnz	r1, 800c3c6 <__ascii_mbtowc+0x6>
 800c3c4:	a901      	add	r1, sp, #4
 800c3c6:	b142      	cbz	r2, 800c3da <__ascii_mbtowc+0x1a>
 800c3c8:	b14b      	cbz	r3, 800c3de <__ascii_mbtowc+0x1e>
 800c3ca:	7813      	ldrb	r3, [r2, #0]
 800c3cc:	600b      	str	r3, [r1, #0]
 800c3ce:	7812      	ldrb	r2, [r2, #0]
 800c3d0:	1e10      	subs	r0, r2, #0
 800c3d2:	bf18      	it	ne
 800c3d4:	2001      	movne	r0, #1
 800c3d6:	b002      	add	sp, #8
 800c3d8:	4770      	bx	lr
 800c3da:	4610      	mov	r0, r2
 800c3dc:	e7fb      	b.n	800c3d6 <__ascii_mbtowc+0x16>
 800c3de:	f06f 0001 	mvn.w	r0, #1
 800c3e2:	e7f8      	b.n	800c3d6 <__ascii_mbtowc+0x16>

0800c3e4 <_Balloc>:
 800c3e4:	b570      	push	{r4, r5, r6, lr}
 800c3e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	b976      	cbnz	r6, 800c40c <_Balloc+0x28>
 800c3ee:	2010      	movs	r0, #16
 800c3f0:	f7ff ffde 	bl	800c3b0 <malloc>
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	6260      	str	r0, [r4, #36]	; 0x24
 800c3f8:	b920      	cbnz	r0, 800c404 <_Balloc+0x20>
 800c3fa:	4b18      	ldr	r3, [pc, #96]	; (800c45c <_Balloc+0x78>)
 800c3fc:	4818      	ldr	r0, [pc, #96]	; (800c460 <_Balloc+0x7c>)
 800c3fe:	2166      	movs	r1, #102	; 0x66
 800c400:	f001 f8ec 	bl	800d5dc <__assert_func>
 800c404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c408:	6006      	str	r6, [r0, #0]
 800c40a:	60c6      	str	r6, [r0, #12]
 800c40c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c40e:	68f3      	ldr	r3, [r6, #12]
 800c410:	b183      	cbz	r3, 800c434 <_Balloc+0x50>
 800c412:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c414:	68db      	ldr	r3, [r3, #12]
 800c416:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c41a:	b9b8      	cbnz	r0, 800c44c <_Balloc+0x68>
 800c41c:	2101      	movs	r1, #1
 800c41e:	fa01 f605 	lsl.w	r6, r1, r5
 800c422:	1d72      	adds	r2, r6, #5
 800c424:	0092      	lsls	r2, r2, #2
 800c426:	4620      	mov	r0, r4
 800c428:	f000 fc9d 	bl	800cd66 <_calloc_r>
 800c42c:	b160      	cbz	r0, 800c448 <_Balloc+0x64>
 800c42e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c432:	e00e      	b.n	800c452 <_Balloc+0x6e>
 800c434:	2221      	movs	r2, #33	; 0x21
 800c436:	2104      	movs	r1, #4
 800c438:	4620      	mov	r0, r4
 800c43a:	f000 fc94 	bl	800cd66 <_calloc_r>
 800c43e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c440:	60f0      	str	r0, [r6, #12]
 800c442:	68db      	ldr	r3, [r3, #12]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d1e4      	bne.n	800c412 <_Balloc+0x2e>
 800c448:	2000      	movs	r0, #0
 800c44a:	bd70      	pop	{r4, r5, r6, pc}
 800c44c:	6802      	ldr	r2, [r0, #0]
 800c44e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c452:	2300      	movs	r3, #0
 800c454:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c458:	e7f7      	b.n	800c44a <_Balloc+0x66>
 800c45a:	bf00      	nop
 800c45c:	0800dcae 	.word	0x0800dcae
 800c460:	0800de10 	.word	0x0800de10

0800c464 <_Bfree>:
 800c464:	b570      	push	{r4, r5, r6, lr}
 800c466:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c468:	4605      	mov	r5, r0
 800c46a:	460c      	mov	r4, r1
 800c46c:	b976      	cbnz	r6, 800c48c <_Bfree+0x28>
 800c46e:	2010      	movs	r0, #16
 800c470:	f7ff ff9e 	bl	800c3b0 <malloc>
 800c474:	4602      	mov	r2, r0
 800c476:	6268      	str	r0, [r5, #36]	; 0x24
 800c478:	b920      	cbnz	r0, 800c484 <_Bfree+0x20>
 800c47a:	4b09      	ldr	r3, [pc, #36]	; (800c4a0 <_Bfree+0x3c>)
 800c47c:	4809      	ldr	r0, [pc, #36]	; (800c4a4 <_Bfree+0x40>)
 800c47e:	218a      	movs	r1, #138	; 0x8a
 800c480:	f001 f8ac 	bl	800d5dc <__assert_func>
 800c484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c488:	6006      	str	r6, [r0, #0]
 800c48a:	60c6      	str	r6, [r0, #12]
 800c48c:	b13c      	cbz	r4, 800c49e <_Bfree+0x3a>
 800c48e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c490:	6862      	ldr	r2, [r4, #4]
 800c492:	68db      	ldr	r3, [r3, #12]
 800c494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c498:	6021      	str	r1, [r4, #0]
 800c49a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c49e:	bd70      	pop	{r4, r5, r6, pc}
 800c4a0:	0800dcae 	.word	0x0800dcae
 800c4a4:	0800de10 	.word	0x0800de10

0800c4a8 <__multadd>:
 800c4a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4ac:	690d      	ldr	r5, [r1, #16]
 800c4ae:	4607      	mov	r7, r0
 800c4b0:	460c      	mov	r4, r1
 800c4b2:	461e      	mov	r6, r3
 800c4b4:	f101 0c14 	add.w	ip, r1, #20
 800c4b8:	2000      	movs	r0, #0
 800c4ba:	f8dc 3000 	ldr.w	r3, [ip]
 800c4be:	b299      	uxth	r1, r3
 800c4c0:	fb02 6101 	mla	r1, r2, r1, r6
 800c4c4:	0c1e      	lsrs	r6, r3, #16
 800c4c6:	0c0b      	lsrs	r3, r1, #16
 800c4c8:	fb02 3306 	mla	r3, r2, r6, r3
 800c4cc:	b289      	uxth	r1, r1
 800c4ce:	3001      	adds	r0, #1
 800c4d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c4d4:	4285      	cmp	r5, r0
 800c4d6:	f84c 1b04 	str.w	r1, [ip], #4
 800c4da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c4de:	dcec      	bgt.n	800c4ba <__multadd+0x12>
 800c4e0:	b30e      	cbz	r6, 800c526 <__multadd+0x7e>
 800c4e2:	68a3      	ldr	r3, [r4, #8]
 800c4e4:	42ab      	cmp	r3, r5
 800c4e6:	dc19      	bgt.n	800c51c <__multadd+0x74>
 800c4e8:	6861      	ldr	r1, [r4, #4]
 800c4ea:	4638      	mov	r0, r7
 800c4ec:	3101      	adds	r1, #1
 800c4ee:	f7ff ff79 	bl	800c3e4 <_Balloc>
 800c4f2:	4680      	mov	r8, r0
 800c4f4:	b928      	cbnz	r0, 800c502 <__multadd+0x5a>
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	4b0c      	ldr	r3, [pc, #48]	; (800c52c <__multadd+0x84>)
 800c4fa:	480d      	ldr	r0, [pc, #52]	; (800c530 <__multadd+0x88>)
 800c4fc:	21b5      	movs	r1, #181	; 0xb5
 800c4fe:	f001 f86d 	bl	800d5dc <__assert_func>
 800c502:	6922      	ldr	r2, [r4, #16]
 800c504:	3202      	adds	r2, #2
 800c506:	f104 010c 	add.w	r1, r4, #12
 800c50a:	0092      	lsls	r2, r2, #2
 800c50c:	300c      	adds	r0, #12
 800c50e:	f7fc fc57 	bl	8008dc0 <memcpy>
 800c512:	4621      	mov	r1, r4
 800c514:	4638      	mov	r0, r7
 800c516:	f7ff ffa5 	bl	800c464 <_Bfree>
 800c51a:	4644      	mov	r4, r8
 800c51c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c520:	3501      	adds	r5, #1
 800c522:	615e      	str	r6, [r3, #20]
 800c524:	6125      	str	r5, [r4, #16]
 800c526:	4620      	mov	r0, r4
 800c528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c52c:	0800dd20 	.word	0x0800dd20
 800c530:	0800de10 	.word	0x0800de10

0800c534 <__s2b>:
 800c534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c538:	460c      	mov	r4, r1
 800c53a:	4615      	mov	r5, r2
 800c53c:	461f      	mov	r7, r3
 800c53e:	2209      	movs	r2, #9
 800c540:	3308      	adds	r3, #8
 800c542:	4606      	mov	r6, r0
 800c544:	fb93 f3f2 	sdiv	r3, r3, r2
 800c548:	2100      	movs	r1, #0
 800c54a:	2201      	movs	r2, #1
 800c54c:	429a      	cmp	r2, r3
 800c54e:	db09      	blt.n	800c564 <__s2b+0x30>
 800c550:	4630      	mov	r0, r6
 800c552:	f7ff ff47 	bl	800c3e4 <_Balloc>
 800c556:	b940      	cbnz	r0, 800c56a <__s2b+0x36>
 800c558:	4602      	mov	r2, r0
 800c55a:	4b19      	ldr	r3, [pc, #100]	; (800c5c0 <__s2b+0x8c>)
 800c55c:	4819      	ldr	r0, [pc, #100]	; (800c5c4 <__s2b+0x90>)
 800c55e:	21ce      	movs	r1, #206	; 0xce
 800c560:	f001 f83c 	bl	800d5dc <__assert_func>
 800c564:	0052      	lsls	r2, r2, #1
 800c566:	3101      	adds	r1, #1
 800c568:	e7f0      	b.n	800c54c <__s2b+0x18>
 800c56a:	9b08      	ldr	r3, [sp, #32]
 800c56c:	6143      	str	r3, [r0, #20]
 800c56e:	2d09      	cmp	r5, #9
 800c570:	f04f 0301 	mov.w	r3, #1
 800c574:	6103      	str	r3, [r0, #16]
 800c576:	dd16      	ble.n	800c5a6 <__s2b+0x72>
 800c578:	f104 0909 	add.w	r9, r4, #9
 800c57c:	46c8      	mov	r8, r9
 800c57e:	442c      	add	r4, r5
 800c580:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c584:	4601      	mov	r1, r0
 800c586:	3b30      	subs	r3, #48	; 0x30
 800c588:	220a      	movs	r2, #10
 800c58a:	4630      	mov	r0, r6
 800c58c:	f7ff ff8c 	bl	800c4a8 <__multadd>
 800c590:	45a0      	cmp	r8, r4
 800c592:	d1f5      	bne.n	800c580 <__s2b+0x4c>
 800c594:	f1a5 0408 	sub.w	r4, r5, #8
 800c598:	444c      	add	r4, r9
 800c59a:	1b2d      	subs	r5, r5, r4
 800c59c:	1963      	adds	r3, r4, r5
 800c59e:	42bb      	cmp	r3, r7
 800c5a0:	db04      	blt.n	800c5ac <__s2b+0x78>
 800c5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5a6:	340a      	adds	r4, #10
 800c5a8:	2509      	movs	r5, #9
 800c5aa:	e7f6      	b.n	800c59a <__s2b+0x66>
 800c5ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c5b0:	4601      	mov	r1, r0
 800c5b2:	3b30      	subs	r3, #48	; 0x30
 800c5b4:	220a      	movs	r2, #10
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	f7ff ff76 	bl	800c4a8 <__multadd>
 800c5bc:	e7ee      	b.n	800c59c <__s2b+0x68>
 800c5be:	bf00      	nop
 800c5c0:	0800dd20 	.word	0x0800dd20
 800c5c4:	0800de10 	.word	0x0800de10

0800c5c8 <__hi0bits>:
 800c5c8:	0c03      	lsrs	r3, r0, #16
 800c5ca:	041b      	lsls	r3, r3, #16
 800c5cc:	b9d3      	cbnz	r3, 800c604 <__hi0bits+0x3c>
 800c5ce:	0400      	lsls	r0, r0, #16
 800c5d0:	2310      	movs	r3, #16
 800c5d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c5d6:	bf04      	itt	eq
 800c5d8:	0200      	lsleq	r0, r0, #8
 800c5da:	3308      	addeq	r3, #8
 800c5dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c5e0:	bf04      	itt	eq
 800c5e2:	0100      	lsleq	r0, r0, #4
 800c5e4:	3304      	addeq	r3, #4
 800c5e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c5ea:	bf04      	itt	eq
 800c5ec:	0080      	lsleq	r0, r0, #2
 800c5ee:	3302      	addeq	r3, #2
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	db05      	blt.n	800c600 <__hi0bits+0x38>
 800c5f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c5f8:	f103 0301 	add.w	r3, r3, #1
 800c5fc:	bf08      	it	eq
 800c5fe:	2320      	moveq	r3, #32
 800c600:	4618      	mov	r0, r3
 800c602:	4770      	bx	lr
 800c604:	2300      	movs	r3, #0
 800c606:	e7e4      	b.n	800c5d2 <__hi0bits+0xa>

0800c608 <__lo0bits>:
 800c608:	6803      	ldr	r3, [r0, #0]
 800c60a:	f013 0207 	ands.w	r2, r3, #7
 800c60e:	4601      	mov	r1, r0
 800c610:	d00b      	beq.n	800c62a <__lo0bits+0x22>
 800c612:	07da      	lsls	r2, r3, #31
 800c614:	d423      	bmi.n	800c65e <__lo0bits+0x56>
 800c616:	0798      	lsls	r0, r3, #30
 800c618:	bf49      	itett	mi
 800c61a:	085b      	lsrmi	r3, r3, #1
 800c61c:	089b      	lsrpl	r3, r3, #2
 800c61e:	2001      	movmi	r0, #1
 800c620:	600b      	strmi	r3, [r1, #0]
 800c622:	bf5c      	itt	pl
 800c624:	600b      	strpl	r3, [r1, #0]
 800c626:	2002      	movpl	r0, #2
 800c628:	4770      	bx	lr
 800c62a:	b298      	uxth	r0, r3
 800c62c:	b9a8      	cbnz	r0, 800c65a <__lo0bits+0x52>
 800c62e:	0c1b      	lsrs	r3, r3, #16
 800c630:	2010      	movs	r0, #16
 800c632:	b2da      	uxtb	r2, r3
 800c634:	b90a      	cbnz	r2, 800c63a <__lo0bits+0x32>
 800c636:	3008      	adds	r0, #8
 800c638:	0a1b      	lsrs	r3, r3, #8
 800c63a:	071a      	lsls	r2, r3, #28
 800c63c:	bf04      	itt	eq
 800c63e:	091b      	lsreq	r3, r3, #4
 800c640:	3004      	addeq	r0, #4
 800c642:	079a      	lsls	r2, r3, #30
 800c644:	bf04      	itt	eq
 800c646:	089b      	lsreq	r3, r3, #2
 800c648:	3002      	addeq	r0, #2
 800c64a:	07da      	lsls	r2, r3, #31
 800c64c:	d403      	bmi.n	800c656 <__lo0bits+0x4e>
 800c64e:	085b      	lsrs	r3, r3, #1
 800c650:	f100 0001 	add.w	r0, r0, #1
 800c654:	d005      	beq.n	800c662 <__lo0bits+0x5a>
 800c656:	600b      	str	r3, [r1, #0]
 800c658:	4770      	bx	lr
 800c65a:	4610      	mov	r0, r2
 800c65c:	e7e9      	b.n	800c632 <__lo0bits+0x2a>
 800c65e:	2000      	movs	r0, #0
 800c660:	4770      	bx	lr
 800c662:	2020      	movs	r0, #32
 800c664:	4770      	bx	lr
	...

0800c668 <__i2b>:
 800c668:	b510      	push	{r4, lr}
 800c66a:	460c      	mov	r4, r1
 800c66c:	2101      	movs	r1, #1
 800c66e:	f7ff feb9 	bl	800c3e4 <_Balloc>
 800c672:	4602      	mov	r2, r0
 800c674:	b928      	cbnz	r0, 800c682 <__i2b+0x1a>
 800c676:	4b05      	ldr	r3, [pc, #20]	; (800c68c <__i2b+0x24>)
 800c678:	4805      	ldr	r0, [pc, #20]	; (800c690 <__i2b+0x28>)
 800c67a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c67e:	f000 ffad 	bl	800d5dc <__assert_func>
 800c682:	2301      	movs	r3, #1
 800c684:	6144      	str	r4, [r0, #20]
 800c686:	6103      	str	r3, [r0, #16]
 800c688:	bd10      	pop	{r4, pc}
 800c68a:	bf00      	nop
 800c68c:	0800dd20 	.word	0x0800dd20
 800c690:	0800de10 	.word	0x0800de10

0800c694 <__multiply>:
 800c694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c698:	4691      	mov	r9, r2
 800c69a:	690a      	ldr	r2, [r1, #16]
 800c69c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	bfb8      	it	lt
 800c6a4:	460b      	movlt	r3, r1
 800c6a6:	460c      	mov	r4, r1
 800c6a8:	bfbc      	itt	lt
 800c6aa:	464c      	movlt	r4, r9
 800c6ac:	4699      	movlt	r9, r3
 800c6ae:	6927      	ldr	r7, [r4, #16]
 800c6b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c6b4:	68a3      	ldr	r3, [r4, #8]
 800c6b6:	6861      	ldr	r1, [r4, #4]
 800c6b8:	eb07 060a 	add.w	r6, r7, sl
 800c6bc:	42b3      	cmp	r3, r6
 800c6be:	b085      	sub	sp, #20
 800c6c0:	bfb8      	it	lt
 800c6c2:	3101      	addlt	r1, #1
 800c6c4:	f7ff fe8e 	bl	800c3e4 <_Balloc>
 800c6c8:	b930      	cbnz	r0, 800c6d8 <__multiply+0x44>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	4b44      	ldr	r3, [pc, #272]	; (800c7e0 <__multiply+0x14c>)
 800c6ce:	4845      	ldr	r0, [pc, #276]	; (800c7e4 <__multiply+0x150>)
 800c6d0:	f240 115d 	movw	r1, #349	; 0x15d
 800c6d4:	f000 ff82 	bl	800d5dc <__assert_func>
 800c6d8:	f100 0514 	add.w	r5, r0, #20
 800c6dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c6e0:	462b      	mov	r3, r5
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	4543      	cmp	r3, r8
 800c6e6:	d321      	bcc.n	800c72c <__multiply+0x98>
 800c6e8:	f104 0314 	add.w	r3, r4, #20
 800c6ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c6f0:	f109 0314 	add.w	r3, r9, #20
 800c6f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c6f8:	9202      	str	r2, [sp, #8]
 800c6fa:	1b3a      	subs	r2, r7, r4
 800c6fc:	3a15      	subs	r2, #21
 800c6fe:	f022 0203 	bic.w	r2, r2, #3
 800c702:	3204      	adds	r2, #4
 800c704:	f104 0115 	add.w	r1, r4, #21
 800c708:	428f      	cmp	r7, r1
 800c70a:	bf38      	it	cc
 800c70c:	2204      	movcc	r2, #4
 800c70e:	9201      	str	r2, [sp, #4]
 800c710:	9a02      	ldr	r2, [sp, #8]
 800c712:	9303      	str	r3, [sp, #12]
 800c714:	429a      	cmp	r2, r3
 800c716:	d80c      	bhi.n	800c732 <__multiply+0x9e>
 800c718:	2e00      	cmp	r6, #0
 800c71a:	dd03      	ble.n	800c724 <__multiply+0x90>
 800c71c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c720:	2b00      	cmp	r3, #0
 800c722:	d05a      	beq.n	800c7da <__multiply+0x146>
 800c724:	6106      	str	r6, [r0, #16]
 800c726:	b005      	add	sp, #20
 800c728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c72c:	f843 2b04 	str.w	r2, [r3], #4
 800c730:	e7d8      	b.n	800c6e4 <__multiply+0x50>
 800c732:	f8b3 a000 	ldrh.w	sl, [r3]
 800c736:	f1ba 0f00 	cmp.w	sl, #0
 800c73a:	d024      	beq.n	800c786 <__multiply+0xf2>
 800c73c:	f104 0e14 	add.w	lr, r4, #20
 800c740:	46a9      	mov	r9, r5
 800c742:	f04f 0c00 	mov.w	ip, #0
 800c746:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c74a:	f8d9 1000 	ldr.w	r1, [r9]
 800c74e:	fa1f fb82 	uxth.w	fp, r2
 800c752:	b289      	uxth	r1, r1
 800c754:	fb0a 110b 	mla	r1, sl, fp, r1
 800c758:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c75c:	f8d9 2000 	ldr.w	r2, [r9]
 800c760:	4461      	add	r1, ip
 800c762:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c766:	fb0a c20b 	mla	r2, sl, fp, ip
 800c76a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c76e:	b289      	uxth	r1, r1
 800c770:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c774:	4577      	cmp	r7, lr
 800c776:	f849 1b04 	str.w	r1, [r9], #4
 800c77a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c77e:	d8e2      	bhi.n	800c746 <__multiply+0xb2>
 800c780:	9a01      	ldr	r2, [sp, #4]
 800c782:	f845 c002 	str.w	ip, [r5, r2]
 800c786:	9a03      	ldr	r2, [sp, #12]
 800c788:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c78c:	3304      	adds	r3, #4
 800c78e:	f1b9 0f00 	cmp.w	r9, #0
 800c792:	d020      	beq.n	800c7d6 <__multiply+0x142>
 800c794:	6829      	ldr	r1, [r5, #0]
 800c796:	f104 0c14 	add.w	ip, r4, #20
 800c79a:	46ae      	mov	lr, r5
 800c79c:	f04f 0a00 	mov.w	sl, #0
 800c7a0:	f8bc b000 	ldrh.w	fp, [ip]
 800c7a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c7a8:	fb09 220b 	mla	r2, r9, fp, r2
 800c7ac:	4492      	add	sl, r2
 800c7ae:	b289      	uxth	r1, r1
 800c7b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c7b4:	f84e 1b04 	str.w	r1, [lr], #4
 800c7b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c7bc:	f8be 1000 	ldrh.w	r1, [lr]
 800c7c0:	0c12      	lsrs	r2, r2, #16
 800c7c2:	fb09 1102 	mla	r1, r9, r2, r1
 800c7c6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c7ca:	4567      	cmp	r7, ip
 800c7cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c7d0:	d8e6      	bhi.n	800c7a0 <__multiply+0x10c>
 800c7d2:	9a01      	ldr	r2, [sp, #4]
 800c7d4:	50a9      	str	r1, [r5, r2]
 800c7d6:	3504      	adds	r5, #4
 800c7d8:	e79a      	b.n	800c710 <__multiply+0x7c>
 800c7da:	3e01      	subs	r6, #1
 800c7dc:	e79c      	b.n	800c718 <__multiply+0x84>
 800c7de:	bf00      	nop
 800c7e0:	0800dd20 	.word	0x0800dd20
 800c7e4:	0800de10 	.word	0x0800de10

0800c7e8 <__pow5mult>:
 800c7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7ec:	4615      	mov	r5, r2
 800c7ee:	f012 0203 	ands.w	r2, r2, #3
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	460f      	mov	r7, r1
 800c7f6:	d007      	beq.n	800c808 <__pow5mult+0x20>
 800c7f8:	4c25      	ldr	r4, [pc, #148]	; (800c890 <__pow5mult+0xa8>)
 800c7fa:	3a01      	subs	r2, #1
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c802:	f7ff fe51 	bl	800c4a8 <__multadd>
 800c806:	4607      	mov	r7, r0
 800c808:	10ad      	asrs	r5, r5, #2
 800c80a:	d03d      	beq.n	800c888 <__pow5mult+0xa0>
 800c80c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c80e:	b97c      	cbnz	r4, 800c830 <__pow5mult+0x48>
 800c810:	2010      	movs	r0, #16
 800c812:	f7ff fdcd 	bl	800c3b0 <malloc>
 800c816:	4602      	mov	r2, r0
 800c818:	6270      	str	r0, [r6, #36]	; 0x24
 800c81a:	b928      	cbnz	r0, 800c828 <__pow5mult+0x40>
 800c81c:	4b1d      	ldr	r3, [pc, #116]	; (800c894 <__pow5mult+0xac>)
 800c81e:	481e      	ldr	r0, [pc, #120]	; (800c898 <__pow5mult+0xb0>)
 800c820:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c824:	f000 feda 	bl	800d5dc <__assert_func>
 800c828:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c82c:	6004      	str	r4, [r0, #0]
 800c82e:	60c4      	str	r4, [r0, #12]
 800c830:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c834:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c838:	b94c      	cbnz	r4, 800c84e <__pow5mult+0x66>
 800c83a:	f240 2171 	movw	r1, #625	; 0x271
 800c83e:	4630      	mov	r0, r6
 800c840:	f7ff ff12 	bl	800c668 <__i2b>
 800c844:	2300      	movs	r3, #0
 800c846:	f8c8 0008 	str.w	r0, [r8, #8]
 800c84a:	4604      	mov	r4, r0
 800c84c:	6003      	str	r3, [r0, #0]
 800c84e:	f04f 0900 	mov.w	r9, #0
 800c852:	07eb      	lsls	r3, r5, #31
 800c854:	d50a      	bpl.n	800c86c <__pow5mult+0x84>
 800c856:	4639      	mov	r1, r7
 800c858:	4622      	mov	r2, r4
 800c85a:	4630      	mov	r0, r6
 800c85c:	f7ff ff1a 	bl	800c694 <__multiply>
 800c860:	4639      	mov	r1, r7
 800c862:	4680      	mov	r8, r0
 800c864:	4630      	mov	r0, r6
 800c866:	f7ff fdfd 	bl	800c464 <_Bfree>
 800c86a:	4647      	mov	r7, r8
 800c86c:	106d      	asrs	r5, r5, #1
 800c86e:	d00b      	beq.n	800c888 <__pow5mult+0xa0>
 800c870:	6820      	ldr	r0, [r4, #0]
 800c872:	b938      	cbnz	r0, 800c884 <__pow5mult+0x9c>
 800c874:	4622      	mov	r2, r4
 800c876:	4621      	mov	r1, r4
 800c878:	4630      	mov	r0, r6
 800c87a:	f7ff ff0b 	bl	800c694 <__multiply>
 800c87e:	6020      	str	r0, [r4, #0]
 800c880:	f8c0 9000 	str.w	r9, [r0]
 800c884:	4604      	mov	r4, r0
 800c886:	e7e4      	b.n	800c852 <__pow5mult+0x6a>
 800c888:	4638      	mov	r0, r7
 800c88a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c88e:	bf00      	nop
 800c890:	0800df60 	.word	0x0800df60
 800c894:	0800dcae 	.word	0x0800dcae
 800c898:	0800de10 	.word	0x0800de10

0800c89c <__lshift>:
 800c89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8a0:	460c      	mov	r4, r1
 800c8a2:	6849      	ldr	r1, [r1, #4]
 800c8a4:	6923      	ldr	r3, [r4, #16]
 800c8a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c8aa:	68a3      	ldr	r3, [r4, #8]
 800c8ac:	4607      	mov	r7, r0
 800c8ae:	4691      	mov	r9, r2
 800c8b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c8b4:	f108 0601 	add.w	r6, r8, #1
 800c8b8:	42b3      	cmp	r3, r6
 800c8ba:	db0b      	blt.n	800c8d4 <__lshift+0x38>
 800c8bc:	4638      	mov	r0, r7
 800c8be:	f7ff fd91 	bl	800c3e4 <_Balloc>
 800c8c2:	4605      	mov	r5, r0
 800c8c4:	b948      	cbnz	r0, 800c8da <__lshift+0x3e>
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	4b2a      	ldr	r3, [pc, #168]	; (800c974 <__lshift+0xd8>)
 800c8ca:	482b      	ldr	r0, [pc, #172]	; (800c978 <__lshift+0xdc>)
 800c8cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c8d0:	f000 fe84 	bl	800d5dc <__assert_func>
 800c8d4:	3101      	adds	r1, #1
 800c8d6:	005b      	lsls	r3, r3, #1
 800c8d8:	e7ee      	b.n	800c8b8 <__lshift+0x1c>
 800c8da:	2300      	movs	r3, #0
 800c8dc:	f100 0114 	add.w	r1, r0, #20
 800c8e0:	f100 0210 	add.w	r2, r0, #16
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	4553      	cmp	r3, sl
 800c8e8:	db37      	blt.n	800c95a <__lshift+0xbe>
 800c8ea:	6920      	ldr	r0, [r4, #16]
 800c8ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c8f0:	f104 0314 	add.w	r3, r4, #20
 800c8f4:	f019 091f 	ands.w	r9, r9, #31
 800c8f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c8fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c900:	d02f      	beq.n	800c962 <__lshift+0xc6>
 800c902:	f1c9 0e20 	rsb	lr, r9, #32
 800c906:	468a      	mov	sl, r1
 800c908:	f04f 0c00 	mov.w	ip, #0
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	fa02 f209 	lsl.w	r2, r2, r9
 800c912:	ea42 020c 	orr.w	r2, r2, ip
 800c916:	f84a 2b04 	str.w	r2, [sl], #4
 800c91a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c91e:	4298      	cmp	r0, r3
 800c920:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c924:	d8f2      	bhi.n	800c90c <__lshift+0x70>
 800c926:	1b03      	subs	r3, r0, r4
 800c928:	3b15      	subs	r3, #21
 800c92a:	f023 0303 	bic.w	r3, r3, #3
 800c92e:	3304      	adds	r3, #4
 800c930:	f104 0215 	add.w	r2, r4, #21
 800c934:	4290      	cmp	r0, r2
 800c936:	bf38      	it	cc
 800c938:	2304      	movcc	r3, #4
 800c93a:	f841 c003 	str.w	ip, [r1, r3]
 800c93e:	f1bc 0f00 	cmp.w	ip, #0
 800c942:	d001      	beq.n	800c948 <__lshift+0xac>
 800c944:	f108 0602 	add.w	r6, r8, #2
 800c948:	3e01      	subs	r6, #1
 800c94a:	4638      	mov	r0, r7
 800c94c:	612e      	str	r6, [r5, #16]
 800c94e:	4621      	mov	r1, r4
 800c950:	f7ff fd88 	bl	800c464 <_Bfree>
 800c954:	4628      	mov	r0, r5
 800c956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c95a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c95e:	3301      	adds	r3, #1
 800c960:	e7c1      	b.n	800c8e6 <__lshift+0x4a>
 800c962:	3904      	subs	r1, #4
 800c964:	f853 2b04 	ldr.w	r2, [r3], #4
 800c968:	f841 2f04 	str.w	r2, [r1, #4]!
 800c96c:	4298      	cmp	r0, r3
 800c96e:	d8f9      	bhi.n	800c964 <__lshift+0xc8>
 800c970:	e7ea      	b.n	800c948 <__lshift+0xac>
 800c972:	bf00      	nop
 800c974:	0800dd20 	.word	0x0800dd20
 800c978:	0800de10 	.word	0x0800de10

0800c97c <__mcmp>:
 800c97c:	b530      	push	{r4, r5, lr}
 800c97e:	6902      	ldr	r2, [r0, #16]
 800c980:	690c      	ldr	r4, [r1, #16]
 800c982:	1b12      	subs	r2, r2, r4
 800c984:	d10e      	bne.n	800c9a4 <__mcmp+0x28>
 800c986:	f100 0314 	add.w	r3, r0, #20
 800c98a:	3114      	adds	r1, #20
 800c98c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c990:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c994:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c998:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c99c:	42a5      	cmp	r5, r4
 800c99e:	d003      	beq.n	800c9a8 <__mcmp+0x2c>
 800c9a0:	d305      	bcc.n	800c9ae <__mcmp+0x32>
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	4610      	mov	r0, r2
 800c9a6:	bd30      	pop	{r4, r5, pc}
 800c9a8:	4283      	cmp	r3, r0
 800c9aa:	d3f3      	bcc.n	800c994 <__mcmp+0x18>
 800c9ac:	e7fa      	b.n	800c9a4 <__mcmp+0x28>
 800c9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800c9b2:	e7f7      	b.n	800c9a4 <__mcmp+0x28>

0800c9b4 <__mdiff>:
 800c9b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9b8:	460c      	mov	r4, r1
 800c9ba:	4606      	mov	r6, r0
 800c9bc:	4611      	mov	r1, r2
 800c9be:	4620      	mov	r0, r4
 800c9c0:	4690      	mov	r8, r2
 800c9c2:	f7ff ffdb 	bl	800c97c <__mcmp>
 800c9c6:	1e05      	subs	r5, r0, #0
 800c9c8:	d110      	bne.n	800c9ec <__mdiff+0x38>
 800c9ca:	4629      	mov	r1, r5
 800c9cc:	4630      	mov	r0, r6
 800c9ce:	f7ff fd09 	bl	800c3e4 <_Balloc>
 800c9d2:	b930      	cbnz	r0, 800c9e2 <__mdiff+0x2e>
 800c9d4:	4b3a      	ldr	r3, [pc, #232]	; (800cac0 <__mdiff+0x10c>)
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	f240 2132 	movw	r1, #562	; 0x232
 800c9dc:	4839      	ldr	r0, [pc, #228]	; (800cac4 <__mdiff+0x110>)
 800c9de:	f000 fdfd 	bl	800d5dc <__assert_func>
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c9e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ec:	bfa4      	itt	ge
 800c9ee:	4643      	movge	r3, r8
 800c9f0:	46a0      	movge	r8, r4
 800c9f2:	4630      	mov	r0, r6
 800c9f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c9f8:	bfa6      	itte	ge
 800c9fa:	461c      	movge	r4, r3
 800c9fc:	2500      	movge	r5, #0
 800c9fe:	2501      	movlt	r5, #1
 800ca00:	f7ff fcf0 	bl	800c3e4 <_Balloc>
 800ca04:	b920      	cbnz	r0, 800ca10 <__mdiff+0x5c>
 800ca06:	4b2e      	ldr	r3, [pc, #184]	; (800cac0 <__mdiff+0x10c>)
 800ca08:	4602      	mov	r2, r0
 800ca0a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ca0e:	e7e5      	b.n	800c9dc <__mdiff+0x28>
 800ca10:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ca14:	6926      	ldr	r6, [r4, #16]
 800ca16:	60c5      	str	r5, [r0, #12]
 800ca18:	f104 0914 	add.w	r9, r4, #20
 800ca1c:	f108 0514 	add.w	r5, r8, #20
 800ca20:	f100 0e14 	add.w	lr, r0, #20
 800ca24:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ca28:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ca2c:	f108 0210 	add.w	r2, r8, #16
 800ca30:	46f2      	mov	sl, lr
 800ca32:	2100      	movs	r1, #0
 800ca34:	f859 3b04 	ldr.w	r3, [r9], #4
 800ca38:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ca3c:	fa1f f883 	uxth.w	r8, r3
 800ca40:	fa11 f18b 	uxtah	r1, r1, fp
 800ca44:	0c1b      	lsrs	r3, r3, #16
 800ca46:	eba1 0808 	sub.w	r8, r1, r8
 800ca4a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ca4e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ca52:	fa1f f888 	uxth.w	r8, r8
 800ca56:	1419      	asrs	r1, r3, #16
 800ca58:	454e      	cmp	r6, r9
 800ca5a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ca5e:	f84a 3b04 	str.w	r3, [sl], #4
 800ca62:	d8e7      	bhi.n	800ca34 <__mdiff+0x80>
 800ca64:	1b33      	subs	r3, r6, r4
 800ca66:	3b15      	subs	r3, #21
 800ca68:	f023 0303 	bic.w	r3, r3, #3
 800ca6c:	3304      	adds	r3, #4
 800ca6e:	3415      	adds	r4, #21
 800ca70:	42a6      	cmp	r6, r4
 800ca72:	bf38      	it	cc
 800ca74:	2304      	movcc	r3, #4
 800ca76:	441d      	add	r5, r3
 800ca78:	4473      	add	r3, lr
 800ca7a:	469e      	mov	lr, r3
 800ca7c:	462e      	mov	r6, r5
 800ca7e:	4566      	cmp	r6, ip
 800ca80:	d30e      	bcc.n	800caa0 <__mdiff+0xec>
 800ca82:	f10c 0203 	add.w	r2, ip, #3
 800ca86:	1b52      	subs	r2, r2, r5
 800ca88:	f022 0203 	bic.w	r2, r2, #3
 800ca8c:	3d03      	subs	r5, #3
 800ca8e:	45ac      	cmp	ip, r5
 800ca90:	bf38      	it	cc
 800ca92:	2200      	movcc	r2, #0
 800ca94:	441a      	add	r2, r3
 800ca96:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ca9a:	b17b      	cbz	r3, 800cabc <__mdiff+0x108>
 800ca9c:	6107      	str	r7, [r0, #16]
 800ca9e:	e7a3      	b.n	800c9e8 <__mdiff+0x34>
 800caa0:	f856 8b04 	ldr.w	r8, [r6], #4
 800caa4:	fa11 f288 	uxtah	r2, r1, r8
 800caa8:	1414      	asrs	r4, r2, #16
 800caaa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800caae:	b292      	uxth	r2, r2
 800cab0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cab4:	f84e 2b04 	str.w	r2, [lr], #4
 800cab8:	1421      	asrs	r1, r4, #16
 800caba:	e7e0      	b.n	800ca7e <__mdiff+0xca>
 800cabc:	3f01      	subs	r7, #1
 800cabe:	e7ea      	b.n	800ca96 <__mdiff+0xe2>
 800cac0:	0800dd20 	.word	0x0800dd20
 800cac4:	0800de10 	.word	0x0800de10

0800cac8 <__ulp>:
 800cac8:	b082      	sub	sp, #8
 800caca:	ed8d 0b00 	vstr	d0, [sp]
 800cace:	9b01      	ldr	r3, [sp, #4]
 800cad0:	4912      	ldr	r1, [pc, #72]	; (800cb1c <__ulp+0x54>)
 800cad2:	4019      	ands	r1, r3
 800cad4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cad8:	2900      	cmp	r1, #0
 800cada:	dd05      	ble.n	800cae8 <__ulp+0x20>
 800cadc:	2200      	movs	r2, #0
 800cade:	460b      	mov	r3, r1
 800cae0:	ec43 2b10 	vmov	d0, r2, r3
 800cae4:	b002      	add	sp, #8
 800cae6:	4770      	bx	lr
 800cae8:	4249      	negs	r1, r1
 800caea:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800caee:	ea4f 5021 	mov.w	r0, r1, asr #20
 800caf2:	f04f 0200 	mov.w	r2, #0
 800caf6:	f04f 0300 	mov.w	r3, #0
 800cafa:	da04      	bge.n	800cb06 <__ulp+0x3e>
 800cafc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cb00:	fa41 f300 	asr.w	r3, r1, r0
 800cb04:	e7ec      	b.n	800cae0 <__ulp+0x18>
 800cb06:	f1a0 0114 	sub.w	r1, r0, #20
 800cb0a:	291e      	cmp	r1, #30
 800cb0c:	bfda      	itte	le
 800cb0e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800cb12:	fa20 f101 	lsrle.w	r1, r0, r1
 800cb16:	2101      	movgt	r1, #1
 800cb18:	460a      	mov	r2, r1
 800cb1a:	e7e1      	b.n	800cae0 <__ulp+0x18>
 800cb1c:	7ff00000 	.word	0x7ff00000

0800cb20 <__b2d>:
 800cb20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb22:	6905      	ldr	r5, [r0, #16]
 800cb24:	f100 0714 	add.w	r7, r0, #20
 800cb28:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800cb2c:	1f2e      	subs	r6, r5, #4
 800cb2e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800cb32:	4620      	mov	r0, r4
 800cb34:	f7ff fd48 	bl	800c5c8 <__hi0bits>
 800cb38:	f1c0 0320 	rsb	r3, r0, #32
 800cb3c:	280a      	cmp	r0, #10
 800cb3e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cbbc <__b2d+0x9c>
 800cb42:	600b      	str	r3, [r1, #0]
 800cb44:	dc14      	bgt.n	800cb70 <__b2d+0x50>
 800cb46:	f1c0 0e0b 	rsb	lr, r0, #11
 800cb4a:	fa24 f10e 	lsr.w	r1, r4, lr
 800cb4e:	42b7      	cmp	r7, r6
 800cb50:	ea41 030c 	orr.w	r3, r1, ip
 800cb54:	bf34      	ite	cc
 800cb56:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cb5a:	2100      	movcs	r1, #0
 800cb5c:	3015      	adds	r0, #21
 800cb5e:	fa04 f000 	lsl.w	r0, r4, r0
 800cb62:	fa21 f10e 	lsr.w	r1, r1, lr
 800cb66:	ea40 0201 	orr.w	r2, r0, r1
 800cb6a:	ec43 2b10 	vmov	d0, r2, r3
 800cb6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb70:	42b7      	cmp	r7, r6
 800cb72:	bf3a      	itte	cc
 800cb74:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cb78:	f1a5 0608 	subcc.w	r6, r5, #8
 800cb7c:	2100      	movcs	r1, #0
 800cb7e:	380b      	subs	r0, #11
 800cb80:	d017      	beq.n	800cbb2 <__b2d+0x92>
 800cb82:	f1c0 0c20 	rsb	ip, r0, #32
 800cb86:	fa04 f500 	lsl.w	r5, r4, r0
 800cb8a:	42be      	cmp	r6, r7
 800cb8c:	fa21 f40c 	lsr.w	r4, r1, ip
 800cb90:	ea45 0504 	orr.w	r5, r5, r4
 800cb94:	bf8c      	ite	hi
 800cb96:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cb9a:	2400      	movls	r4, #0
 800cb9c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cba0:	fa01 f000 	lsl.w	r0, r1, r0
 800cba4:	fa24 f40c 	lsr.w	r4, r4, ip
 800cba8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cbac:	ea40 0204 	orr.w	r2, r0, r4
 800cbb0:	e7db      	b.n	800cb6a <__b2d+0x4a>
 800cbb2:	ea44 030c 	orr.w	r3, r4, ip
 800cbb6:	460a      	mov	r2, r1
 800cbb8:	e7d7      	b.n	800cb6a <__b2d+0x4a>
 800cbba:	bf00      	nop
 800cbbc:	3ff00000 	.word	0x3ff00000

0800cbc0 <__d2b>:
 800cbc0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cbc4:	4689      	mov	r9, r1
 800cbc6:	2101      	movs	r1, #1
 800cbc8:	ec57 6b10 	vmov	r6, r7, d0
 800cbcc:	4690      	mov	r8, r2
 800cbce:	f7ff fc09 	bl	800c3e4 <_Balloc>
 800cbd2:	4604      	mov	r4, r0
 800cbd4:	b930      	cbnz	r0, 800cbe4 <__d2b+0x24>
 800cbd6:	4602      	mov	r2, r0
 800cbd8:	4b25      	ldr	r3, [pc, #148]	; (800cc70 <__d2b+0xb0>)
 800cbda:	4826      	ldr	r0, [pc, #152]	; (800cc74 <__d2b+0xb4>)
 800cbdc:	f240 310a 	movw	r1, #778	; 0x30a
 800cbe0:	f000 fcfc 	bl	800d5dc <__assert_func>
 800cbe4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cbe8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cbec:	bb35      	cbnz	r5, 800cc3c <__d2b+0x7c>
 800cbee:	2e00      	cmp	r6, #0
 800cbf0:	9301      	str	r3, [sp, #4]
 800cbf2:	d028      	beq.n	800cc46 <__d2b+0x86>
 800cbf4:	4668      	mov	r0, sp
 800cbf6:	9600      	str	r6, [sp, #0]
 800cbf8:	f7ff fd06 	bl	800c608 <__lo0bits>
 800cbfc:	9900      	ldr	r1, [sp, #0]
 800cbfe:	b300      	cbz	r0, 800cc42 <__d2b+0x82>
 800cc00:	9a01      	ldr	r2, [sp, #4]
 800cc02:	f1c0 0320 	rsb	r3, r0, #32
 800cc06:	fa02 f303 	lsl.w	r3, r2, r3
 800cc0a:	430b      	orrs	r3, r1
 800cc0c:	40c2      	lsrs	r2, r0
 800cc0e:	6163      	str	r3, [r4, #20]
 800cc10:	9201      	str	r2, [sp, #4]
 800cc12:	9b01      	ldr	r3, [sp, #4]
 800cc14:	61a3      	str	r3, [r4, #24]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	bf14      	ite	ne
 800cc1a:	2202      	movne	r2, #2
 800cc1c:	2201      	moveq	r2, #1
 800cc1e:	6122      	str	r2, [r4, #16]
 800cc20:	b1d5      	cbz	r5, 800cc58 <__d2b+0x98>
 800cc22:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cc26:	4405      	add	r5, r0
 800cc28:	f8c9 5000 	str.w	r5, [r9]
 800cc2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cc30:	f8c8 0000 	str.w	r0, [r8]
 800cc34:	4620      	mov	r0, r4
 800cc36:	b003      	add	sp, #12
 800cc38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc40:	e7d5      	b.n	800cbee <__d2b+0x2e>
 800cc42:	6161      	str	r1, [r4, #20]
 800cc44:	e7e5      	b.n	800cc12 <__d2b+0x52>
 800cc46:	a801      	add	r0, sp, #4
 800cc48:	f7ff fcde 	bl	800c608 <__lo0bits>
 800cc4c:	9b01      	ldr	r3, [sp, #4]
 800cc4e:	6163      	str	r3, [r4, #20]
 800cc50:	2201      	movs	r2, #1
 800cc52:	6122      	str	r2, [r4, #16]
 800cc54:	3020      	adds	r0, #32
 800cc56:	e7e3      	b.n	800cc20 <__d2b+0x60>
 800cc58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cc60:	f8c9 0000 	str.w	r0, [r9]
 800cc64:	6918      	ldr	r0, [r3, #16]
 800cc66:	f7ff fcaf 	bl	800c5c8 <__hi0bits>
 800cc6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc6e:	e7df      	b.n	800cc30 <__d2b+0x70>
 800cc70:	0800dd20 	.word	0x0800dd20
 800cc74:	0800de10 	.word	0x0800de10

0800cc78 <__ratio>:
 800cc78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7c:	4688      	mov	r8, r1
 800cc7e:	4669      	mov	r1, sp
 800cc80:	4681      	mov	r9, r0
 800cc82:	f7ff ff4d 	bl	800cb20 <__b2d>
 800cc86:	a901      	add	r1, sp, #4
 800cc88:	4640      	mov	r0, r8
 800cc8a:	ec55 4b10 	vmov	r4, r5, d0
 800cc8e:	f7ff ff47 	bl	800cb20 <__b2d>
 800cc92:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cc96:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cc9a:	eba3 0c02 	sub.w	ip, r3, r2
 800cc9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cca2:	1a9b      	subs	r3, r3, r2
 800cca4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cca8:	ec51 0b10 	vmov	r0, r1, d0
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	bfd6      	itet	le
 800ccb0:	460a      	movle	r2, r1
 800ccb2:	462a      	movgt	r2, r5
 800ccb4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ccb8:	468b      	mov	fp, r1
 800ccba:	462f      	mov	r7, r5
 800ccbc:	bfd4      	ite	le
 800ccbe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ccc2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	ee10 2a10 	vmov	r2, s0
 800cccc:	465b      	mov	r3, fp
 800ccce:	4639      	mov	r1, r7
 800ccd0:	f7f3 fdbc 	bl	800084c <__aeabi_ddiv>
 800ccd4:	ec41 0b10 	vmov	d0, r0, r1
 800ccd8:	b003      	add	sp, #12
 800ccda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ccde <__copybits>:
 800ccde:	3901      	subs	r1, #1
 800cce0:	b570      	push	{r4, r5, r6, lr}
 800cce2:	1149      	asrs	r1, r1, #5
 800cce4:	6914      	ldr	r4, [r2, #16]
 800cce6:	3101      	adds	r1, #1
 800cce8:	f102 0314 	add.w	r3, r2, #20
 800ccec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ccf0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ccf4:	1f05      	subs	r5, r0, #4
 800ccf6:	42a3      	cmp	r3, r4
 800ccf8:	d30c      	bcc.n	800cd14 <__copybits+0x36>
 800ccfa:	1aa3      	subs	r3, r4, r2
 800ccfc:	3b11      	subs	r3, #17
 800ccfe:	f023 0303 	bic.w	r3, r3, #3
 800cd02:	3211      	adds	r2, #17
 800cd04:	42a2      	cmp	r2, r4
 800cd06:	bf88      	it	hi
 800cd08:	2300      	movhi	r3, #0
 800cd0a:	4418      	add	r0, r3
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	4288      	cmp	r0, r1
 800cd10:	d305      	bcc.n	800cd1e <__copybits+0x40>
 800cd12:	bd70      	pop	{r4, r5, r6, pc}
 800cd14:	f853 6b04 	ldr.w	r6, [r3], #4
 800cd18:	f845 6f04 	str.w	r6, [r5, #4]!
 800cd1c:	e7eb      	b.n	800ccf6 <__copybits+0x18>
 800cd1e:	f840 3b04 	str.w	r3, [r0], #4
 800cd22:	e7f4      	b.n	800cd0e <__copybits+0x30>

0800cd24 <__any_on>:
 800cd24:	f100 0214 	add.w	r2, r0, #20
 800cd28:	6900      	ldr	r0, [r0, #16]
 800cd2a:	114b      	asrs	r3, r1, #5
 800cd2c:	4298      	cmp	r0, r3
 800cd2e:	b510      	push	{r4, lr}
 800cd30:	db11      	blt.n	800cd56 <__any_on+0x32>
 800cd32:	dd0a      	ble.n	800cd4a <__any_on+0x26>
 800cd34:	f011 011f 	ands.w	r1, r1, #31
 800cd38:	d007      	beq.n	800cd4a <__any_on+0x26>
 800cd3a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cd3e:	fa24 f001 	lsr.w	r0, r4, r1
 800cd42:	fa00 f101 	lsl.w	r1, r0, r1
 800cd46:	428c      	cmp	r4, r1
 800cd48:	d10b      	bne.n	800cd62 <__any_on+0x3e>
 800cd4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d803      	bhi.n	800cd5a <__any_on+0x36>
 800cd52:	2000      	movs	r0, #0
 800cd54:	bd10      	pop	{r4, pc}
 800cd56:	4603      	mov	r3, r0
 800cd58:	e7f7      	b.n	800cd4a <__any_on+0x26>
 800cd5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cd5e:	2900      	cmp	r1, #0
 800cd60:	d0f5      	beq.n	800cd4e <__any_on+0x2a>
 800cd62:	2001      	movs	r0, #1
 800cd64:	e7f6      	b.n	800cd54 <__any_on+0x30>

0800cd66 <_calloc_r>:
 800cd66:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd68:	fba1 2402 	umull	r2, r4, r1, r2
 800cd6c:	b94c      	cbnz	r4, 800cd82 <_calloc_r+0x1c>
 800cd6e:	4611      	mov	r1, r2
 800cd70:	9201      	str	r2, [sp, #4]
 800cd72:	f000 f87b 	bl	800ce6c <_malloc_r>
 800cd76:	9a01      	ldr	r2, [sp, #4]
 800cd78:	4605      	mov	r5, r0
 800cd7a:	b930      	cbnz	r0, 800cd8a <_calloc_r+0x24>
 800cd7c:	4628      	mov	r0, r5
 800cd7e:	b003      	add	sp, #12
 800cd80:	bd30      	pop	{r4, r5, pc}
 800cd82:	220c      	movs	r2, #12
 800cd84:	6002      	str	r2, [r0, #0]
 800cd86:	2500      	movs	r5, #0
 800cd88:	e7f8      	b.n	800cd7c <_calloc_r+0x16>
 800cd8a:	4621      	mov	r1, r4
 800cd8c:	f7fc f826 	bl	8008ddc <memset>
 800cd90:	e7f4      	b.n	800cd7c <_calloc_r+0x16>
	...

0800cd94 <_free_r>:
 800cd94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd96:	2900      	cmp	r1, #0
 800cd98:	d044      	beq.n	800ce24 <_free_r+0x90>
 800cd9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd9e:	9001      	str	r0, [sp, #4]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	f1a1 0404 	sub.w	r4, r1, #4
 800cda6:	bfb8      	it	lt
 800cda8:	18e4      	addlt	r4, r4, r3
 800cdaa:	f000 fca5 	bl	800d6f8 <__malloc_lock>
 800cdae:	4a1e      	ldr	r2, [pc, #120]	; (800ce28 <_free_r+0x94>)
 800cdb0:	9801      	ldr	r0, [sp, #4]
 800cdb2:	6813      	ldr	r3, [r2, #0]
 800cdb4:	b933      	cbnz	r3, 800cdc4 <_free_r+0x30>
 800cdb6:	6063      	str	r3, [r4, #4]
 800cdb8:	6014      	str	r4, [r2, #0]
 800cdba:	b003      	add	sp, #12
 800cdbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cdc0:	f000 bca0 	b.w	800d704 <__malloc_unlock>
 800cdc4:	42a3      	cmp	r3, r4
 800cdc6:	d908      	bls.n	800cdda <_free_r+0x46>
 800cdc8:	6825      	ldr	r5, [r4, #0]
 800cdca:	1961      	adds	r1, r4, r5
 800cdcc:	428b      	cmp	r3, r1
 800cdce:	bf01      	itttt	eq
 800cdd0:	6819      	ldreq	r1, [r3, #0]
 800cdd2:	685b      	ldreq	r3, [r3, #4]
 800cdd4:	1949      	addeq	r1, r1, r5
 800cdd6:	6021      	streq	r1, [r4, #0]
 800cdd8:	e7ed      	b.n	800cdb6 <_free_r+0x22>
 800cdda:	461a      	mov	r2, r3
 800cddc:	685b      	ldr	r3, [r3, #4]
 800cdde:	b10b      	cbz	r3, 800cde4 <_free_r+0x50>
 800cde0:	42a3      	cmp	r3, r4
 800cde2:	d9fa      	bls.n	800cdda <_free_r+0x46>
 800cde4:	6811      	ldr	r1, [r2, #0]
 800cde6:	1855      	adds	r5, r2, r1
 800cde8:	42a5      	cmp	r5, r4
 800cdea:	d10b      	bne.n	800ce04 <_free_r+0x70>
 800cdec:	6824      	ldr	r4, [r4, #0]
 800cdee:	4421      	add	r1, r4
 800cdf0:	1854      	adds	r4, r2, r1
 800cdf2:	42a3      	cmp	r3, r4
 800cdf4:	6011      	str	r1, [r2, #0]
 800cdf6:	d1e0      	bne.n	800cdba <_free_r+0x26>
 800cdf8:	681c      	ldr	r4, [r3, #0]
 800cdfa:	685b      	ldr	r3, [r3, #4]
 800cdfc:	6053      	str	r3, [r2, #4]
 800cdfe:	4421      	add	r1, r4
 800ce00:	6011      	str	r1, [r2, #0]
 800ce02:	e7da      	b.n	800cdba <_free_r+0x26>
 800ce04:	d902      	bls.n	800ce0c <_free_r+0x78>
 800ce06:	230c      	movs	r3, #12
 800ce08:	6003      	str	r3, [r0, #0]
 800ce0a:	e7d6      	b.n	800cdba <_free_r+0x26>
 800ce0c:	6825      	ldr	r5, [r4, #0]
 800ce0e:	1961      	adds	r1, r4, r5
 800ce10:	428b      	cmp	r3, r1
 800ce12:	bf04      	itt	eq
 800ce14:	6819      	ldreq	r1, [r3, #0]
 800ce16:	685b      	ldreq	r3, [r3, #4]
 800ce18:	6063      	str	r3, [r4, #4]
 800ce1a:	bf04      	itt	eq
 800ce1c:	1949      	addeq	r1, r1, r5
 800ce1e:	6021      	streq	r1, [r4, #0]
 800ce20:	6054      	str	r4, [r2, #4]
 800ce22:	e7ca      	b.n	800cdba <_free_r+0x26>
 800ce24:	b003      	add	sp, #12
 800ce26:	bd30      	pop	{r4, r5, pc}
 800ce28:	20004f10 	.word	0x20004f10

0800ce2c <sbrk_aligned>:
 800ce2c:	b570      	push	{r4, r5, r6, lr}
 800ce2e:	4e0e      	ldr	r6, [pc, #56]	; (800ce68 <sbrk_aligned+0x3c>)
 800ce30:	460c      	mov	r4, r1
 800ce32:	6831      	ldr	r1, [r6, #0]
 800ce34:	4605      	mov	r5, r0
 800ce36:	b911      	cbnz	r1, 800ce3e <sbrk_aligned+0x12>
 800ce38:	f000 fb4a 	bl	800d4d0 <_sbrk_r>
 800ce3c:	6030      	str	r0, [r6, #0]
 800ce3e:	4621      	mov	r1, r4
 800ce40:	4628      	mov	r0, r5
 800ce42:	f000 fb45 	bl	800d4d0 <_sbrk_r>
 800ce46:	1c43      	adds	r3, r0, #1
 800ce48:	d00a      	beq.n	800ce60 <sbrk_aligned+0x34>
 800ce4a:	1cc4      	adds	r4, r0, #3
 800ce4c:	f024 0403 	bic.w	r4, r4, #3
 800ce50:	42a0      	cmp	r0, r4
 800ce52:	d007      	beq.n	800ce64 <sbrk_aligned+0x38>
 800ce54:	1a21      	subs	r1, r4, r0
 800ce56:	4628      	mov	r0, r5
 800ce58:	f000 fb3a 	bl	800d4d0 <_sbrk_r>
 800ce5c:	3001      	adds	r0, #1
 800ce5e:	d101      	bne.n	800ce64 <sbrk_aligned+0x38>
 800ce60:	f04f 34ff 	mov.w	r4, #4294967295
 800ce64:	4620      	mov	r0, r4
 800ce66:	bd70      	pop	{r4, r5, r6, pc}
 800ce68:	20004f14 	.word	0x20004f14

0800ce6c <_malloc_r>:
 800ce6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce70:	1ccd      	adds	r5, r1, #3
 800ce72:	f025 0503 	bic.w	r5, r5, #3
 800ce76:	3508      	adds	r5, #8
 800ce78:	2d0c      	cmp	r5, #12
 800ce7a:	bf38      	it	cc
 800ce7c:	250c      	movcc	r5, #12
 800ce7e:	2d00      	cmp	r5, #0
 800ce80:	4607      	mov	r7, r0
 800ce82:	db01      	blt.n	800ce88 <_malloc_r+0x1c>
 800ce84:	42a9      	cmp	r1, r5
 800ce86:	d905      	bls.n	800ce94 <_malloc_r+0x28>
 800ce88:	230c      	movs	r3, #12
 800ce8a:	603b      	str	r3, [r7, #0]
 800ce8c:	2600      	movs	r6, #0
 800ce8e:	4630      	mov	r0, r6
 800ce90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce94:	4e2e      	ldr	r6, [pc, #184]	; (800cf50 <_malloc_r+0xe4>)
 800ce96:	f000 fc2f 	bl	800d6f8 <__malloc_lock>
 800ce9a:	6833      	ldr	r3, [r6, #0]
 800ce9c:	461c      	mov	r4, r3
 800ce9e:	bb34      	cbnz	r4, 800ceee <_malloc_r+0x82>
 800cea0:	4629      	mov	r1, r5
 800cea2:	4638      	mov	r0, r7
 800cea4:	f7ff ffc2 	bl	800ce2c <sbrk_aligned>
 800cea8:	1c43      	adds	r3, r0, #1
 800ceaa:	4604      	mov	r4, r0
 800ceac:	d14d      	bne.n	800cf4a <_malloc_r+0xde>
 800ceae:	6834      	ldr	r4, [r6, #0]
 800ceb0:	4626      	mov	r6, r4
 800ceb2:	2e00      	cmp	r6, #0
 800ceb4:	d140      	bne.n	800cf38 <_malloc_r+0xcc>
 800ceb6:	6823      	ldr	r3, [r4, #0]
 800ceb8:	4631      	mov	r1, r6
 800ceba:	4638      	mov	r0, r7
 800cebc:	eb04 0803 	add.w	r8, r4, r3
 800cec0:	f000 fb06 	bl	800d4d0 <_sbrk_r>
 800cec4:	4580      	cmp	r8, r0
 800cec6:	d13a      	bne.n	800cf3e <_malloc_r+0xd2>
 800cec8:	6821      	ldr	r1, [r4, #0]
 800ceca:	3503      	adds	r5, #3
 800cecc:	1a6d      	subs	r5, r5, r1
 800cece:	f025 0503 	bic.w	r5, r5, #3
 800ced2:	3508      	adds	r5, #8
 800ced4:	2d0c      	cmp	r5, #12
 800ced6:	bf38      	it	cc
 800ced8:	250c      	movcc	r5, #12
 800ceda:	4629      	mov	r1, r5
 800cedc:	4638      	mov	r0, r7
 800cede:	f7ff ffa5 	bl	800ce2c <sbrk_aligned>
 800cee2:	3001      	adds	r0, #1
 800cee4:	d02b      	beq.n	800cf3e <_malloc_r+0xd2>
 800cee6:	6823      	ldr	r3, [r4, #0]
 800cee8:	442b      	add	r3, r5
 800ceea:	6023      	str	r3, [r4, #0]
 800ceec:	e00e      	b.n	800cf0c <_malloc_r+0xa0>
 800ceee:	6822      	ldr	r2, [r4, #0]
 800cef0:	1b52      	subs	r2, r2, r5
 800cef2:	d41e      	bmi.n	800cf32 <_malloc_r+0xc6>
 800cef4:	2a0b      	cmp	r2, #11
 800cef6:	d916      	bls.n	800cf26 <_malloc_r+0xba>
 800cef8:	1961      	adds	r1, r4, r5
 800cefa:	42a3      	cmp	r3, r4
 800cefc:	6025      	str	r5, [r4, #0]
 800cefe:	bf18      	it	ne
 800cf00:	6059      	strne	r1, [r3, #4]
 800cf02:	6863      	ldr	r3, [r4, #4]
 800cf04:	bf08      	it	eq
 800cf06:	6031      	streq	r1, [r6, #0]
 800cf08:	5162      	str	r2, [r4, r5]
 800cf0a:	604b      	str	r3, [r1, #4]
 800cf0c:	4638      	mov	r0, r7
 800cf0e:	f104 060b 	add.w	r6, r4, #11
 800cf12:	f000 fbf7 	bl	800d704 <__malloc_unlock>
 800cf16:	f026 0607 	bic.w	r6, r6, #7
 800cf1a:	1d23      	adds	r3, r4, #4
 800cf1c:	1af2      	subs	r2, r6, r3
 800cf1e:	d0b6      	beq.n	800ce8e <_malloc_r+0x22>
 800cf20:	1b9b      	subs	r3, r3, r6
 800cf22:	50a3      	str	r3, [r4, r2]
 800cf24:	e7b3      	b.n	800ce8e <_malloc_r+0x22>
 800cf26:	6862      	ldr	r2, [r4, #4]
 800cf28:	42a3      	cmp	r3, r4
 800cf2a:	bf0c      	ite	eq
 800cf2c:	6032      	streq	r2, [r6, #0]
 800cf2e:	605a      	strne	r2, [r3, #4]
 800cf30:	e7ec      	b.n	800cf0c <_malloc_r+0xa0>
 800cf32:	4623      	mov	r3, r4
 800cf34:	6864      	ldr	r4, [r4, #4]
 800cf36:	e7b2      	b.n	800ce9e <_malloc_r+0x32>
 800cf38:	4634      	mov	r4, r6
 800cf3a:	6876      	ldr	r6, [r6, #4]
 800cf3c:	e7b9      	b.n	800ceb2 <_malloc_r+0x46>
 800cf3e:	230c      	movs	r3, #12
 800cf40:	603b      	str	r3, [r7, #0]
 800cf42:	4638      	mov	r0, r7
 800cf44:	f000 fbde 	bl	800d704 <__malloc_unlock>
 800cf48:	e7a1      	b.n	800ce8e <_malloc_r+0x22>
 800cf4a:	6025      	str	r5, [r4, #0]
 800cf4c:	e7de      	b.n	800cf0c <_malloc_r+0xa0>
 800cf4e:	bf00      	nop
 800cf50:	20004f10 	.word	0x20004f10

0800cf54 <__ssputs_r>:
 800cf54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf58:	688e      	ldr	r6, [r1, #8]
 800cf5a:	429e      	cmp	r6, r3
 800cf5c:	4682      	mov	sl, r0
 800cf5e:	460c      	mov	r4, r1
 800cf60:	4690      	mov	r8, r2
 800cf62:	461f      	mov	r7, r3
 800cf64:	d838      	bhi.n	800cfd8 <__ssputs_r+0x84>
 800cf66:	898a      	ldrh	r2, [r1, #12]
 800cf68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cf6c:	d032      	beq.n	800cfd4 <__ssputs_r+0x80>
 800cf6e:	6825      	ldr	r5, [r4, #0]
 800cf70:	6909      	ldr	r1, [r1, #16]
 800cf72:	eba5 0901 	sub.w	r9, r5, r1
 800cf76:	6965      	ldr	r5, [r4, #20]
 800cf78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf80:	3301      	adds	r3, #1
 800cf82:	444b      	add	r3, r9
 800cf84:	106d      	asrs	r5, r5, #1
 800cf86:	429d      	cmp	r5, r3
 800cf88:	bf38      	it	cc
 800cf8a:	461d      	movcc	r5, r3
 800cf8c:	0553      	lsls	r3, r2, #21
 800cf8e:	d531      	bpl.n	800cff4 <__ssputs_r+0xa0>
 800cf90:	4629      	mov	r1, r5
 800cf92:	f7ff ff6b 	bl	800ce6c <_malloc_r>
 800cf96:	4606      	mov	r6, r0
 800cf98:	b950      	cbnz	r0, 800cfb0 <__ssputs_r+0x5c>
 800cf9a:	230c      	movs	r3, #12
 800cf9c:	f8ca 3000 	str.w	r3, [sl]
 800cfa0:	89a3      	ldrh	r3, [r4, #12]
 800cfa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfa6:	81a3      	strh	r3, [r4, #12]
 800cfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfb0:	6921      	ldr	r1, [r4, #16]
 800cfb2:	464a      	mov	r2, r9
 800cfb4:	f7fb ff04 	bl	8008dc0 <memcpy>
 800cfb8:	89a3      	ldrh	r3, [r4, #12]
 800cfba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cfbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfc2:	81a3      	strh	r3, [r4, #12]
 800cfc4:	6126      	str	r6, [r4, #16]
 800cfc6:	6165      	str	r5, [r4, #20]
 800cfc8:	444e      	add	r6, r9
 800cfca:	eba5 0509 	sub.w	r5, r5, r9
 800cfce:	6026      	str	r6, [r4, #0]
 800cfd0:	60a5      	str	r5, [r4, #8]
 800cfd2:	463e      	mov	r6, r7
 800cfd4:	42be      	cmp	r6, r7
 800cfd6:	d900      	bls.n	800cfda <__ssputs_r+0x86>
 800cfd8:	463e      	mov	r6, r7
 800cfda:	6820      	ldr	r0, [r4, #0]
 800cfdc:	4632      	mov	r2, r6
 800cfde:	4641      	mov	r1, r8
 800cfe0:	f000 fb70 	bl	800d6c4 <memmove>
 800cfe4:	68a3      	ldr	r3, [r4, #8]
 800cfe6:	1b9b      	subs	r3, r3, r6
 800cfe8:	60a3      	str	r3, [r4, #8]
 800cfea:	6823      	ldr	r3, [r4, #0]
 800cfec:	4433      	add	r3, r6
 800cfee:	6023      	str	r3, [r4, #0]
 800cff0:	2000      	movs	r0, #0
 800cff2:	e7db      	b.n	800cfac <__ssputs_r+0x58>
 800cff4:	462a      	mov	r2, r5
 800cff6:	f000 fb8b 	bl	800d710 <_realloc_r>
 800cffa:	4606      	mov	r6, r0
 800cffc:	2800      	cmp	r0, #0
 800cffe:	d1e1      	bne.n	800cfc4 <__ssputs_r+0x70>
 800d000:	6921      	ldr	r1, [r4, #16]
 800d002:	4650      	mov	r0, sl
 800d004:	f7ff fec6 	bl	800cd94 <_free_r>
 800d008:	e7c7      	b.n	800cf9a <__ssputs_r+0x46>
	...

0800d00c <_svfiprintf_r>:
 800d00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d010:	4698      	mov	r8, r3
 800d012:	898b      	ldrh	r3, [r1, #12]
 800d014:	061b      	lsls	r3, r3, #24
 800d016:	b09d      	sub	sp, #116	; 0x74
 800d018:	4607      	mov	r7, r0
 800d01a:	460d      	mov	r5, r1
 800d01c:	4614      	mov	r4, r2
 800d01e:	d50e      	bpl.n	800d03e <_svfiprintf_r+0x32>
 800d020:	690b      	ldr	r3, [r1, #16]
 800d022:	b963      	cbnz	r3, 800d03e <_svfiprintf_r+0x32>
 800d024:	2140      	movs	r1, #64	; 0x40
 800d026:	f7ff ff21 	bl	800ce6c <_malloc_r>
 800d02a:	6028      	str	r0, [r5, #0]
 800d02c:	6128      	str	r0, [r5, #16]
 800d02e:	b920      	cbnz	r0, 800d03a <_svfiprintf_r+0x2e>
 800d030:	230c      	movs	r3, #12
 800d032:	603b      	str	r3, [r7, #0]
 800d034:	f04f 30ff 	mov.w	r0, #4294967295
 800d038:	e0d1      	b.n	800d1de <_svfiprintf_r+0x1d2>
 800d03a:	2340      	movs	r3, #64	; 0x40
 800d03c:	616b      	str	r3, [r5, #20]
 800d03e:	2300      	movs	r3, #0
 800d040:	9309      	str	r3, [sp, #36]	; 0x24
 800d042:	2320      	movs	r3, #32
 800d044:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d048:	f8cd 800c 	str.w	r8, [sp, #12]
 800d04c:	2330      	movs	r3, #48	; 0x30
 800d04e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d1f8 <_svfiprintf_r+0x1ec>
 800d052:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d056:	f04f 0901 	mov.w	r9, #1
 800d05a:	4623      	mov	r3, r4
 800d05c:	469a      	mov	sl, r3
 800d05e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d062:	b10a      	cbz	r2, 800d068 <_svfiprintf_r+0x5c>
 800d064:	2a25      	cmp	r2, #37	; 0x25
 800d066:	d1f9      	bne.n	800d05c <_svfiprintf_r+0x50>
 800d068:	ebba 0b04 	subs.w	fp, sl, r4
 800d06c:	d00b      	beq.n	800d086 <_svfiprintf_r+0x7a>
 800d06e:	465b      	mov	r3, fp
 800d070:	4622      	mov	r2, r4
 800d072:	4629      	mov	r1, r5
 800d074:	4638      	mov	r0, r7
 800d076:	f7ff ff6d 	bl	800cf54 <__ssputs_r>
 800d07a:	3001      	adds	r0, #1
 800d07c:	f000 80aa 	beq.w	800d1d4 <_svfiprintf_r+0x1c8>
 800d080:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d082:	445a      	add	r2, fp
 800d084:	9209      	str	r2, [sp, #36]	; 0x24
 800d086:	f89a 3000 	ldrb.w	r3, [sl]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	f000 80a2 	beq.w	800d1d4 <_svfiprintf_r+0x1c8>
 800d090:	2300      	movs	r3, #0
 800d092:	f04f 32ff 	mov.w	r2, #4294967295
 800d096:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d09a:	f10a 0a01 	add.w	sl, sl, #1
 800d09e:	9304      	str	r3, [sp, #16]
 800d0a0:	9307      	str	r3, [sp, #28]
 800d0a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0a6:	931a      	str	r3, [sp, #104]	; 0x68
 800d0a8:	4654      	mov	r4, sl
 800d0aa:	2205      	movs	r2, #5
 800d0ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0b0:	4851      	ldr	r0, [pc, #324]	; (800d1f8 <_svfiprintf_r+0x1ec>)
 800d0b2:	f7f3 f895 	bl	80001e0 <memchr>
 800d0b6:	9a04      	ldr	r2, [sp, #16]
 800d0b8:	b9d8      	cbnz	r0, 800d0f2 <_svfiprintf_r+0xe6>
 800d0ba:	06d0      	lsls	r0, r2, #27
 800d0bc:	bf44      	itt	mi
 800d0be:	2320      	movmi	r3, #32
 800d0c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0c4:	0711      	lsls	r1, r2, #28
 800d0c6:	bf44      	itt	mi
 800d0c8:	232b      	movmi	r3, #43	; 0x2b
 800d0ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0ce:	f89a 3000 	ldrb.w	r3, [sl]
 800d0d2:	2b2a      	cmp	r3, #42	; 0x2a
 800d0d4:	d015      	beq.n	800d102 <_svfiprintf_r+0xf6>
 800d0d6:	9a07      	ldr	r2, [sp, #28]
 800d0d8:	4654      	mov	r4, sl
 800d0da:	2000      	movs	r0, #0
 800d0dc:	f04f 0c0a 	mov.w	ip, #10
 800d0e0:	4621      	mov	r1, r4
 800d0e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0e6:	3b30      	subs	r3, #48	; 0x30
 800d0e8:	2b09      	cmp	r3, #9
 800d0ea:	d94e      	bls.n	800d18a <_svfiprintf_r+0x17e>
 800d0ec:	b1b0      	cbz	r0, 800d11c <_svfiprintf_r+0x110>
 800d0ee:	9207      	str	r2, [sp, #28]
 800d0f0:	e014      	b.n	800d11c <_svfiprintf_r+0x110>
 800d0f2:	eba0 0308 	sub.w	r3, r0, r8
 800d0f6:	fa09 f303 	lsl.w	r3, r9, r3
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	9304      	str	r3, [sp, #16]
 800d0fe:	46a2      	mov	sl, r4
 800d100:	e7d2      	b.n	800d0a8 <_svfiprintf_r+0x9c>
 800d102:	9b03      	ldr	r3, [sp, #12]
 800d104:	1d19      	adds	r1, r3, #4
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	9103      	str	r1, [sp, #12]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	bfbb      	ittet	lt
 800d10e:	425b      	neglt	r3, r3
 800d110:	f042 0202 	orrlt.w	r2, r2, #2
 800d114:	9307      	strge	r3, [sp, #28]
 800d116:	9307      	strlt	r3, [sp, #28]
 800d118:	bfb8      	it	lt
 800d11a:	9204      	strlt	r2, [sp, #16]
 800d11c:	7823      	ldrb	r3, [r4, #0]
 800d11e:	2b2e      	cmp	r3, #46	; 0x2e
 800d120:	d10c      	bne.n	800d13c <_svfiprintf_r+0x130>
 800d122:	7863      	ldrb	r3, [r4, #1]
 800d124:	2b2a      	cmp	r3, #42	; 0x2a
 800d126:	d135      	bne.n	800d194 <_svfiprintf_r+0x188>
 800d128:	9b03      	ldr	r3, [sp, #12]
 800d12a:	1d1a      	adds	r2, r3, #4
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	9203      	str	r2, [sp, #12]
 800d130:	2b00      	cmp	r3, #0
 800d132:	bfb8      	it	lt
 800d134:	f04f 33ff 	movlt.w	r3, #4294967295
 800d138:	3402      	adds	r4, #2
 800d13a:	9305      	str	r3, [sp, #20]
 800d13c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d208 <_svfiprintf_r+0x1fc>
 800d140:	7821      	ldrb	r1, [r4, #0]
 800d142:	2203      	movs	r2, #3
 800d144:	4650      	mov	r0, sl
 800d146:	f7f3 f84b 	bl	80001e0 <memchr>
 800d14a:	b140      	cbz	r0, 800d15e <_svfiprintf_r+0x152>
 800d14c:	2340      	movs	r3, #64	; 0x40
 800d14e:	eba0 000a 	sub.w	r0, r0, sl
 800d152:	fa03 f000 	lsl.w	r0, r3, r0
 800d156:	9b04      	ldr	r3, [sp, #16]
 800d158:	4303      	orrs	r3, r0
 800d15a:	3401      	adds	r4, #1
 800d15c:	9304      	str	r3, [sp, #16]
 800d15e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d162:	4826      	ldr	r0, [pc, #152]	; (800d1fc <_svfiprintf_r+0x1f0>)
 800d164:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d168:	2206      	movs	r2, #6
 800d16a:	f7f3 f839 	bl	80001e0 <memchr>
 800d16e:	2800      	cmp	r0, #0
 800d170:	d038      	beq.n	800d1e4 <_svfiprintf_r+0x1d8>
 800d172:	4b23      	ldr	r3, [pc, #140]	; (800d200 <_svfiprintf_r+0x1f4>)
 800d174:	bb1b      	cbnz	r3, 800d1be <_svfiprintf_r+0x1b2>
 800d176:	9b03      	ldr	r3, [sp, #12]
 800d178:	3307      	adds	r3, #7
 800d17a:	f023 0307 	bic.w	r3, r3, #7
 800d17e:	3308      	adds	r3, #8
 800d180:	9303      	str	r3, [sp, #12]
 800d182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d184:	4433      	add	r3, r6
 800d186:	9309      	str	r3, [sp, #36]	; 0x24
 800d188:	e767      	b.n	800d05a <_svfiprintf_r+0x4e>
 800d18a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d18e:	460c      	mov	r4, r1
 800d190:	2001      	movs	r0, #1
 800d192:	e7a5      	b.n	800d0e0 <_svfiprintf_r+0xd4>
 800d194:	2300      	movs	r3, #0
 800d196:	3401      	adds	r4, #1
 800d198:	9305      	str	r3, [sp, #20]
 800d19a:	4619      	mov	r1, r3
 800d19c:	f04f 0c0a 	mov.w	ip, #10
 800d1a0:	4620      	mov	r0, r4
 800d1a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1a6:	3a30      	subs	r2, #48	; 0x30
 800d1a8:	2a09      	cmp	r2, #9
 800d1aa:	d903      	bls.n	800d1b4 <_svfiprintf_r+0x1a8>
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d0c5      	beq.n	800d13c <_svfiprintf_r+0x130>
 800d1b0:	9105      	str	r1, [sp, #20]
 800d1b2:	e7c3      	b.n	800d13c <_svfiprintf_r+0x130>
 800d1b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1b8:	4604      	mov	r4, r0
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	e7f0      	b.n	800d1a0 <_svfiprintf_r+0x194>
 800d1be:	ab03      	add	r3, sp, #12
 800d1c0:	9300      	str	r3, [sp, #0]
 800d1c2:	462a      	mov	r2, r5
 800d1c4:	4b0f      	ldr	r3, [pc, #60]	; (800d204 <_svfiprintf_r+0x1f8>)
 800d1c6:	a904      	add	r1, sp, #16
 800d1c8:	4638      	mov	r0, r7
 800d1ca:	f7fb feaf 	bl	8008f2c <_printf_float>
 800d1ce:	1c42      	adds	r2, r0, #1
 800d1d0:	4606      	mov	r6, r0
 800d1d2:	d1d6      	bne.n	800d182 <_svfiprintf_r+0x176>
 800d1d4:	89ab      	ldrh	r3, [r5, #12]
 800d1d6:	065b      	lsls	r3, r3, #25
 800d1d8:	f53f af2c 	bmi.w	800d034 <_svfiprintf_r+0x28>
 800d1dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1de:	b01d      	add	sp, #116	; 0x74
 800d1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e4:	ab03      	add	r3, sp, #12
 800d1e6:	9300      	str	r3, [sp, #0]
 800d1e8:	462a      	mov	r2, r5
 800d1ea:	4b06      	ldr	r3, [pc, #24]	; (800d204 <_svfiprintf_r+0x1f8>)
 800d1ec:	a904      	add	r1, sp, #16
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	f7fc f940 	bl	8009474 <_printf_i>
 800d1f4:	e7eb      	b.n	800d1ce <_svfiprintf_r+0x1c2>
 800d1f6:	bf00      	nop
 800d1f8:	0800df6c 	.word	0x0800df6c
 800d1fc:	0800df76 	.word	0x0800df76
 800d200:	08008f2d 	.word	0x08008f2d
 800d204:	0800cf55 	.word	0x0800cf55
 800d208:	0800df72 	.word	0x0800df72

0800d20c <__sfputc_r>:
 800d20c:	6893      	ldr	r3, [r2, #8]
 800d20e:	3b01      	subs	r3, #1
 800d210:	2b00      	cmp	r3, #0
 800d212:	b410      	push	{r4}
 800d214:	6093      	str	r3, [r2, #8]
 800d216:	da08      	bge.n	800d22a <__sfputc_r+0x1e>
 800d218:	6994      	ldr	r4, [r2, #24]
 800d21a:	42a3      	cmp	r3, r4
 800d21c:	db01      	blt.n	800d222 <__sfputc_r+0x16>
 800d21e:	290a      	cmp	r1, #10
 800d220:	d103      	bne.n	800d22a <__sfputc_r+0x1e>
 800d222:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d226:	f7fd bbf5 	b.w	800aa14 <__swbuf_r>
 800d22a:	6813      	ldr	r3, [r2, #0]
 800d22c:	1c58      	adds	r0, r3, #1
 800d22e:	6010      	str	r0, [r2, #0]
 800d230:	7019      	strb	r1, [r3, #0]
 800d232:	4608      	mov	r0, r1
 800d234:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d238:	4770      	bx	lr

0800d23a <__sfputs_r>:
 800d23a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23c:	4606      	mov	r6, r0
 800d23e:	460f      	mov	r7, r1
 800d240:	4614      	mov	r4, r2
 800d242:	18d5      	adds	r5, r2, r3
 800d244:	42ac      	cmp	r4, r5
 800d246:	d101      	bne.n	800d24c <__sfputs_r+0x12>
 800d248:	2000      	movs	r0, #0
 800d24a:	e007      	b.n	800d25c <__sfputs_r+0x22>
 800d24c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d250:	463a      	mov	r2, r7
 800d252:	4630      	mov	r0, r6
 800d254:	f7ff ffda 	bl	800d20c <__sfputc_r>
 800d258:	1c43      	adds	r3, r0, #1
 800d25a:	d1f3      	bne.n	800d244 <__sfputs_r+0xa>
 800d25c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d260 <_vfiprintf_r>:
 800d260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d264:	460d      	mov	r5, r1
 800d266:	b09d      	sub	sp, #116	; 0x74
 800d268:	4614      	mov	r4, r2
 800d26a:	4698      	mov	r8, r3
 800d26c:	4606      	mov	r6, r0
 800d26e:	b118      	cbz	r0, 800d278 <_vfiprintf_r+0x18>
 800d270:	6983      	ldr	r3, [r0, #24]
 800d272:	b90b      	cbnz	r3, 800d278 <_vfiprintf_r+0x18>
 800d274:	f7fe fc24 	bl	800bac0 <__sinit>
 800d278:	4b89      	ldr	r3, [pc, #548]	; (800d4a0 <_vfiprintf_r+0x240>)
 800d27a:	429d      	cmp	r5, r3
 800d27c:	d11b      	bne.n	800d2b6 <_vfiprintf_r+0x56>
 800d27e:	6875      	ldr	r5, [r6, #4]
 800d280:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d282:	07d9      	lsls	r1, r3, #31
 800d284:	d405      	bmi.n	800d292 <_vfiprintf_r+0x32>
 800d286:	89ab      	ldrh	r3, [r5, #12]
 800d288:	059a      	lsls	r2, r3, #22
 800d28a:	d402      	bmi.n	800d292 <_vfiprintf_r+0x32>
 800d28c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d28e:	f7ff f828 	bl	800c2e2 <__retarget_lock_acquire_recursive>
 800d292:	89ab      	ldrh	r3, [r5, #12]
 800d294:	071b      	lsls	r3, r3, #28
 800d296:	d501      	bpl.n	800d29c <_vfiprintf_r+0x3c>
 800d298:	692b      	ldr	r3, [r5, #16]
 800d29a:	b9eb      	cbnz	r3, 800d2d8 <_vfiprintf_r+0x78>
 800d29c:	4629      	mov	r1, r5
 800d29e:	4630      	mov	r0, r6
 800d2a0:	f7fd fc0a 	bl	800aab8 <__swsetup_r>
 800d2a4:	b1c0      	cbz	r0, 800d2d8 <_vfiprintf_r+0x78>
 800d2a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2a8:	07dc      	lsls	r4, r3, #31
 800d2aa:	d50e      	bpl.n	800d2ca <_vfiprintf_r+0x6a>
 800d2ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d2b0:	b01d      	add	sp, #116	; 0x74
 800d2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b6:	4b7b      	ldr	r3, [pc, #492]	; (800d4a4 <_vfiprintf_r+0x244>)
 800d2b8:	429d      	cmp	r5, r3
 800d2ba:	d101      	bne.n	800d2c0 <_vfiprintf_r+0x60>
 800d2bc:	68b5      	ldr	r5, [r6, #8]
 800d2be:	e7df      	b.n	800d280 <_vfiprintf_r+0x20>
 800d2c0:	4b79      	ldr	r3, [pc, #484]	; (800d4a8 <_vfiprintf_r+0x248>)
 800d2c2:	429d      	cmp	r5, r3
 800d2c4:	bf08      	it	eq
 800d2c6:	68f5      	ldreq	r5, [r6, #12]
 800d2c8:	e7da      	b.n	800d280 <_vfiprintf_r+0x20>
 800d2ca:	89ab      	ldrh	r3, [r5, #12]
 800d2cc:	0598      	lsls	r0, r3, #22
 800d2ce:	d4ed      	bmi.n	800d2ac <_vfiprintf_r+0x4c>
 800d2d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2d2:	f7ff f807 	bl	800c2e4 <__retarget_lock_release_recursive>
 800d2d6:	e7e9      	b.n	800d2ac <_vfiprintf_r+0x4c>
 800d2d8:	2300      	movs	r3, #0
 800d2da:	9309      	str	r3, [sp, #36]	; 0x24
 800d2dc:	2320      	movs	r3, #32
 800d2de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d2e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2e6:	2330      	movs	r3, #48	; 0x30
 800d2e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d4ac <_vfiprintf_r+0x24c>
 800d2ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d2f0:	f04f 0901 	mov.w	r9, #1
 800d2f4:	4623      	mov	r3, r4
 800d2f6:	469a      	mov	sl, r3
 800d2f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2fc:	b10a      	cbz	r2, 800d302 <_vfiprintf_r+0xa2>
 800d2fe:	2a25      	cmp	r2, #37	; 0x25
 800d300:	d1f9      	bne.n	800d2f6 <_vfiprintf_r+0x96>
 800d302:	ebba 0b04 	subs.w	fp, sl, r4
 800d306:	d00b      	beq.n	800d320 <_vfiprintf_r+0xc0>
 800d308:	465b      	mov	r3, fp
 800d30a:	4622      	mov	r2, r4
 800d30c:	4629      	mov	r1, r5
 800d30e:	4630      	mov	r0, r6
 800d310:	f7ff ff93 	bl	800d23a <__sfputs_r>
 800d314:	3001      	adds	r0, #1
 800d316:	f000 80aa 	beq.w	800d46e <_vfiprintf_r+0x20e>
 800d31a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d31c:	445a      	add	r2, fp
 800d31e:	9209      	str	r2, [sp, #36]	; 0x24
 800d320:	f89a 3000 	ldrb.w	r3, [sl]
 800d324:	2b00      	cmp	r3, #0
 800d326:	f000 80a2 	beq.w	800d46e <_vfiprintf_r+0x20e>
 800d32a:	2300      	movs	r3, #0
 800d32c:	f04f 32ff 	mov.w	r2, #4294967295
 800d330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d334:	f10a 0a01 	add.w	sl, sl, #1
 800d338:	9304      	str	r3, [sp, #16]
 800d33a:	9307      	str	r3, [sp, #28]
 800d33c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d340:	931a      	str	r3, [sp, #104]	; 0x68
 800d342:	4654      	mov	r4, sl
 800d344:	2205      	movs	r2, #5
 800d346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d34a:	4858      	ldr	r0, [pc, #352]	; (800d4ac <_vfiprintf_r+0x24c>)
 800d34c:	f7f2 ff48 	bl	80001e0 <memchr>
 800d350:	9a04      	ldr	r2, [sp, #16]
 800d352:	b9d8      	cbnz	r0, 800d38c <_vfiprintf_r+0x12c>
 800d354:	06d1      	lsls	r1, r2, #27
 800d356:	bf44      	itt	mi
 800d358:	2320      	movmi	r3, #32
 800d35a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d35e:	0713      	lsls	r3, r2, #28
 800d360:	bf44      	itt	mi
 800d362:	232b      	movmi	r3, #43	; 0x2b
 800d364:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d368:	f89a 3000 	ldrb.w	r3, [sl]
 800d36c:	2b2a      	cmp	r3, #42	; 0x2a
 800d36e:	d015      	beq.n	800d39c <_vfiprintf_r+0x13c>
 800d370:	9a07      	ldr	r2, [sp, #28]
 800d372:	4654      	mov	r4, sl
 800d374:	2000      	movs	r0, #0
 800d376:	f04f 0c0a 	mov.w	ip, #10
 800d37a:	4621      	mov	r1, r4
 800d37c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d380:	3b30      	subs	r3, #48	; 0x30
 800d382:	2b09      	cmp	r3, #9
 800d384:	d94e      	bls.n	800d424 <_vfiprintf_r+0x1c4>
 800d386:	b1b0      	cbz	r0, 800d3b6 <_vfiprintf_r+0x156>
 800d388:	9207      	str	r2, [sp, #28]
 800d38a:	e014      	b.n	800d3b6 <_vfiprintf_r+0x156>
 800d38c:	eba0 0308 	sub.w	r3, r0, r8
 800d390:	fa09 f303 	lsl.w	r3, r9, r3
 800d394:	4313      	orrs	r3, r2
 800d396:	9304      	str	r3, [sp, #16]
 800d398:	46a2      	mov	sl, r4
 800d39a:	e7d2      	b.n	800d342 <_vfiprintf_r+0xe2>
 800d39c:	9b03      	ldr	r3, [sp, #12]
 800d39e:	1d19      	adds	r1, r3, #4
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	9103      	str	r1, [sp, #12]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	bfbb      	ittet	lt
 800d3a8:	425b      	neglt	r3, r3
 800d3aa:	f042 0202 	orrlt.w	r2, r2, #2
 800d3ae:	9307      	strge	r3, [sp, #28]
 800d3b0:	9307      	strlt	r3, [sp, #28]
 800d3b2:	bfb8      	it	lt
 800d3b4:	9204      	strlt	r2, [sp, #16]
 800d3b6:	7823      	ldrb	r3, [r4, #0]
 800d3b8:	2b2e      	cmp	r3, #46	; 0x2e
 800d3ba:	d10c      	bne.n	800d3d6 <_vfiprintf_r+0x176>
 800d3bc:	7863      	ldrb	r3, [r4, #1]
 800d3be:	2b2a      	cmp	r3, #42	; 0x2a
 800d3c0:	d135      	bne.n	800d42e <_vfiprintf_r+0x1ce>
 800d3c2:	9b03      	ldr	r3, [sp, #12]
 800d3c4:	1d1a      	adds	r2, r3, #4
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	9203      	str	r2, [sp, #12]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	bfb8      	it	lt
 800d3ce:	f04f 33ff 	movlt.w	r3, #4294967295
 800d3d2:	3402      	adds	r4, #2
 800d3d4:	9305      	str	r3, [sp, #20]
 800d3d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d4bc <_vfiprintf_r+0x25c>
 800d3da:	7821      	ldrb	r1, [r4, #0]
 800d3dc:	2203      	movs	r2, #3
 800d3de:	4650      	mov	r0, sl
 800d3e0:	f7f2 fefe 	bl	80001e0 <memchr>
 800d3e4:	b140      	cbz	r0, 800d3f8 <_vfiprintf_r+0x198>
 800d3e6:	2340      	movs	r3, #64	; 0x40
 800d3e8:	eba0 000a 	sub.w	r0, r0, sl
 800d3ec:	fa03 f000 	lsl.w	r0, r3, r0
 800d3f0:	9b04      	ldr	r3, [sp, #16]
 800d3f2:	4303      	orrs	r3, r0
 800d3f4:	3401      	adds	r4, #1
 800d3f6:	9304      	str	r3, [sp, #16]
 800d3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3fc:	482c      	ldr	r0, [pc, #176]	; (800d4b0 <_vfiprintf_r+0x250>)
 800d3fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d402:	2206      	movs	r2, #6
 800d404:	f7f2 feec 	bl	80001e0 <memchr>
 800d408:	2800      	cmp	r0, #0
 800d40a:	d03f      	beq.n	800d48c <_vfiprintf_r+0x22c>
 800d40c:	4b29      	ldr	r3, [pc, #164]	; (800d4b4 <_vfiprintf_r+0x254>)
 800d40e:	bb1b      	cbnz	r3, 800d458 <_vfiprintf_r+0x1f8>
 800d410:	9b03      	ldr	r3, [sp, #12]
 800d412:	3307      	adds	r3, #7
 800d414:	f023 0307 	bic.w	r3, r3, #7
 800d418:	3308      	adds	r3, #8
 800d41a:	9303      	str	r3, [sp, #12]
 800d41c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d41e:	443b      	add	r3, r7
 800d420:	9309      	str	r3, [sp, #36]	; 0x24
 800d422:	e767      	b.n	800d2f4 <_vfiprintf_r+0x94>
 800d424:	fb0c 3202 	mla	r2, ip, r2, r3
 800d428:	460c      	mov	r4, r1
 800d42a:	2001      	movs	r0, #1
 800d42c:	e7a5      	b.n	800d37a <_vfiprintf_r+0x11a>
 800d42e:	2300      	movs	r3, #0
 800d430:	3401      	adds	r4, #1
 800d432:	9305      	str	r3, [sp, #20]
 800d434:	4619      	mov	r1, r3
 800d436:	f04f 0c0a 	mov.w	ip, #10
 800d43a:	4620      	mov	r0, r4
 800d43c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d440:	3a30      	subs	r2, #48	; 0x30
 800d442:	2a09      	cmp	r2, #9
 800d444:	d903      	bls.n	800d44e <_vfiprintf_r+0x1ee>
 800d446:	2b00      	cmp	r3, #0
 800d448:	d0c5      	beq.n	800d3d6 <_vfiprintf_r+0x176>
 800d44a:	9105      	str	r1, [sp, #20]
 800d44c:	e7c3      	b.n	800d3d6 <_vfiprintf_r+0x176>
 800d44e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d452:	4604      	mov	r4, r0
 800d454:	2301      	movs	r3, #1
 800d456:	e7f0      	b.n	800d43a <_vfiprintf_r+0x1da>
 800d458:	ab03      	add	r3, sp, #12
 800d45a:	9300      	str	r3, [sp, #0]
 800d45c:	462a      	mov	r2, r5
 800d45e:	4b16      	ldr	r3, [pc, #88]	; (800d4b8 <_vfiprintf_r+0x258>)
 800d460:	a904      	add	r1, sp, #16
 800d462:	4630      	mov	r0, r6
 800d464:	f7fb fd62 	bl	8008f2c <_printf_float>
 800d468:	4607      	mov	r7, r0
 800d46a:	1c78      	adds	r0, r7, #1
 800d46c:	d1d6      	bne.n	800d41c <_vfiprintf_r+0x1bc>
 800d46e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d470:	07d9      	lsls	r1, r3, #31
 800d472:	d405      	bmi.n	800d480 <_vfiprintf_r+0x220>
 800d474:	89ab      	ldrh	r3, [r5, #12]
 800d476:	059a      	lsls	r2, r3, #22
 800d478:	d402      	bmi.n	800d480 <_vfiprintf_r+0x220>
 800d47a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d47c:	f7fe ff32 	bl	800c2e4 <__retarget_lock_release_recursive>
 800d480:	89ab      	ldrh	r3, [r5, #12]
 800d482:	065b      	lsls	r3, r3, #25
 800d484:	f53f af12 	bmi.w	800d2ac <_vfiprintf_r+0x4c>
 800d488:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d48a:	e711      	b.n	800d2b0 <_vfiprintf_r+0x50>
 800d48c:	ab03      	add	r3, sp, #12
 800d48e:	9300      	str	r3, [sp, #0]
 800d490:	462a      	mov	r2, r5
 800d492:	4b09      	ldr	r3, [pc, #36]	; (800d4b8 <_vfiprintf_r+0x258>)
 800d494:	a904      	add	r1, sp, #16
 800d496:	4630      	mov	r0, r6
 800d498:	f7fb ffec 	bl	8009474 <_printf_i>
 800d49c:	e7e4      	b.n	800d468 <_vfiprintf_r+0x208>
 800d49e:	bf00      	nop
 800d4a0:	0800dd54 	.word	0x0800dd54
 800d4a4:	0800dd74 	.word	0x0800dd74
 800d4a8:	0800dd34 	.word	0x0800dd34
 800d4ac:	0800df6c 	.word	0x0800df6c
 800d4b0:	0800df76 	.word	0x0800df76
 800d4b4:	08008f2d 	.word	0x08008f2d
 800d4b8:	0800d23b 	.word	0x0800d23b
 800d4bc:	0800df72 	.word	0x0800df72

0800d4c0 <nan>:
 800d4c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d4c8 <nan+0x8>
 800d4c4:	4770      	bx	lr
 800d4c6:	bf00      	nop
 800d4c8:	00000000 	.word	0x00000000
 800d4cc:	7ff80000 	.word	0x7ff80000

0800d4d0 <_sbrk_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	4d06      	ldr	r5, [pc, #24]	; (800d4ec <_sbrk_r+0x1c>)
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	4604      	mov	r4, r0
 800d4d8:	4608      	mov	r0, r1
 800d4da:	602b      	str	r3, [r5, #0]
 800d4dc:	f7f4 ff1c 	bl	8002318 <_sbrk>
 800d4e0:	1c43      	adds	r3, r0, #1
 800d4e2:	d102      	bne.n	800d4ea <_sbrk_r+0x1a>
 800d4e4:	682b      	ldr	r3, [r5, #0]
 800d4e6:	b103      	cbz	r3, 800d4ea <_sbrk_r+0x1a>
 800d4e8:	6023      	str	r3, [r4, #0]
 800d4ea:	bd38      	pop	{r3, r4, r5, pc}
 800d4ec:	20004f18 	.word	0x20004f18

0800d4f0 <__sread>:
 800d4f0:	b510      	push	{r4, lr}
 800d4f2:	460c      	mov	r4, r1
 800d4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f8:	f000 f93a 	bl	800d770 <_read_r>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	bfab      	itete	ge
 800d500:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d502:	89a3      	ldrhlt	r3, [r4, #12]
 800d504:	181b      	addge	r3, r3, r0
 800d506:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d50a:	bfac      	ite	ge
 800d50c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d50e:	81a3      	strhlt	r3, [r4, #12]
 800d510:	bd10      	pop	{r4, pc}

0800d512 <__swrite>:
 800d512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d516:	461f      	mov	r7, r3
 800d518:	898b      	ldrh	r3, [r1, #12]
 800d51a:	05db      	lsls	r3, r3, #23
 800d51c:	4605      	mov	r5, r0
 800d51e:	460c      	mov	r4, r1
 800d520:	4616      	mov	r6, r2
 800d522:	d505      	bpl.n	800d530 <__swrite+0x1e>
 800d524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d528:	2302      	movs	r3, #2
 800d52a:	2200      	movs	r2, #0
 800d52c:	f000 f8b8 	bl	800d6a0 <_lseek_r>
 800d530:	89a3      	ldrh	r3, [r4, #12]
 800d532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d536:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d53a:	81a3      	strh	r3, [r4, #12]
 800d53c:	4632      	mov	r2, r6
 800d53e:	463b      	mov	r3, r7
 800d540:	4628      	mov	r0, r5
 800d542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d546:	f000 b837 	b.w	800d5b8 <_write_r>

0800d54a <__sseek>:
 800d54a:	b510      	push	{r4, lr}
 800d54c:	460c      	mov	r4, r1
 800d54e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d552:	f000 f8a5 	bl	800d6a0 <_lseek_r>
 800d556:	1c43      	adds	r3, r0, #1
 800d558:	89a3      	ldrh	r3, [r4, #12]
 800d55a:	bf15      	itete	ne
 800d55c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d55e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d562:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d566:	81a3      	strheq	r3, [r4, #12]
 800d568:	bf18      	it	ne
 800d56a:	81a3      	strhne	r3, [r4, #12]
 800d56c:	bd10      	pop	{r4, pc}

0800d56e <__sclose>:
 800d56e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d572:	f000 b851 	b.w	800d618 <_close_r>

0800d576 <strncmp>:
 800d576:	b510      	push	{r4, lr}
 800d578:	b17a      	cbz	r2, 800d59a <strncmp+0x24>
 800d57a:	4603      	mov	r3, r0
 800d57c:	3901      	subs	r1, #1
 800d57e:	1884      	adds	r4, r0, r2
 800d580:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d584:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d588:	4290      	cmp	r0, r2
 800d58a:	d101      	bne.n	800d590 <strncmp+0x1a>
 800d58c:	42a3      	cmp	r3, r4
 800d58e:	d101      	bne.n	800d594 <strncmp+0x1e>
 800d590:	1a80      	subs	r0, r0, r2
 800d592:	bd10      	pop	{r4, pc}
 800d594:	2800      	cmp	r0, #0
 800d596:	d1f3      	bne.n	800d580 <strncmp+0xa>
 800d598:	e7fa      	b.n	800d590 <strncmp+0x1a>
 800d59a:	4610      	mov	r0, r2
 800d59c:	e7f9      	b.n	800d592 <strncmp+0x1c>

0800d59e <__ascii_wctomb>:
 800d59e:	b149      	cbz	r1, 800d5b4 <__ascii_wctomb+0x16>
 800d5a0:	2aff      	cmp	r2, #255	; 0xff
 800d5a2:	bf85      	ittet	hi
 800d5a4:	238a      	movhi	r3, #138	; 0x8a
 800d5a6:	6003      	strhi	r3, [r0, #0]
 800d5a8:	700a      	strbls	r2, [r1, #0]
 800d5aa:	f04f 30ff 	movhi.w	r0, #4294967295
 800d5ae:	bf98      	it	ls
 800d5b0:	2001      	movls	r0, #1
 800d5b2:	4770      	bx	lr
 800d5b4:	4608      	mov	r0, r1
 800d5b6:	4770      	bx	lr

0800d5b8 <_write_r>:
 800d5b8:	b538      	push	{r3, r4, r5, lr}
 800d5ba:	4d07      	ldr	r5, [pc, #28]	; (800d5d8 <_write_r+0x20>)
 800d5bc:	4604      	mov	r4, r0
 800d5be:	4608      	mov	r0, r1
 800d5c0:	4611      	mov	r1, r2
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	602a      	str	r2, [r5, #0]
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	f7f4 fe55 	bl	8002276 <_write>
 800d5cc:	1c43      	adds	r3, r0, #1
 800d5ce:	d102      	bne.n	800d5d6 <_write_r+0x1e>
 800d5d0:	682b      	ldr	r3, [r5, #0]
 800d5d2:	b103      	cbz	r3, 800d5d6 <_write_r+0x1e>
 800d5d4:	6023      	str	r3, [r4, #0]
 800d5d6:	bd38      	pop	{r3, r4, r5, pc}
 800d5d8:	20004f18 	.word	0x20004f18

0800d5dc <__assert_func>:
 800d5dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d5de:	4614      	mov	r4, r2
 800d5e0:	461a      	mov	r2, r3
 800d5e2:	4b09      	ldr	r3, [pc, #36]	; (800d608 <__assert_func+0x2c>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	4605      	mov	r5, r0
 800d5e8:	68d8      	ldr	r0, [r3, #12]
 800d5ea:	b14c      	cbz	r4, 800d600 <__assert_func+0x24>
 800d5ec:	4b07      	ldr	r3, [pc, #28]	; (800d60c <__assert_func+0x30>)
 800d5ee:	9100      	str	r1, [sp, #0]
 800d5f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d5f4:	4906      	ldr	r1, [pc, #24]	; (800d610 <__assert_func+0x34>)
 800d5f6:	462b      	mov	r3, r5
 800d5f8:	f000 f81e 	bl	800d638 <fiprintf>
 800d5fc:	f000 f8ca 	bl	800d794 <abort>
 800d600:	4b04      	ldr	r3, [pc, #16]	; (800d614 <__assert_func+0x38>)
 800d602:	461c      	mov	r4, r3
 800d604:	e7f3      	b.n	800d5ee <__assert_func+0x12>
 800d606:	bf00      	nop
 800d608:	20000668 	.word	0x20000668
 800d60c:	0800df7d 	.word	0x0800df7d
 800d610:	0800df8a 	.word	0x0800df8a
 800d614:	0800dfb8 	.word	0x0800dfb8

0800d618 <_close_r>:
 800d618:	b538      	push	{r3, r4, r5, lr}
 800d61a:	4d06      	ldr	r5, [pc, #24]	; (800d634 <_close_r+0x1c>)
 800d61c:	2300      	movs	r3, #0
 800d61e:	4604      	mov	r4, r0
 800d620:	4608      	mov	r0, r1
 800d622:	602b      	str	r3, [r5, #0]
 800d624:	f7f4 fe43 	bl	80022ae <_close>
 800d628:	1c43      	adds	r3, r0, #1
 800d62a:	d102      	bne.n	800d632 <_close_r+0x1a>
 800d62c:	682b      	ldr	r3, [r5, #0]
 800d62e:	b103      	cbz	r3, 800d632 <_close_r+0x1a>
 800d630:	6023      	str	r3, [r4, #0]
 800d632:	bd38      	pop	{r3, r4, r5, pc}
 800d634:	20004f18 	.word	0x20004f18

0800d638 <fiprintf>:
 800d638:	b40e      	push	{r1, r2, r3}
 800d63a:	b503      	push	{r0, r1, lr}
 800d63c:	4601      	mov	r1, r0
 800d63e:	ab03      	add	r3, sp, #12
 800d640:	4805      	ldr	r0, [pc, #20]	; (800d658 <fiprintf+0x20>)
 800d642:	f853 2b04 	ldr.w	r2, [r3], #4
 800d646:	6800      	ldr	r0, [r0, #0]
 800d648:	9301      	str	r3, [sp, #4]
 800d64a:	f7ff fe09 	bl	800d260 <_vfiprintf_r>
 800d64e:	b002      	add	sp, #8
 800d650:	f85d eb04 	ldr.w	lr, [sp], #4
 800d654:	b003      	add	sp, #12
 800d656:	4770      	bx	lr
 800d658:	20000668 	.word	0x20000668

0800d65c <_fstat_r>:
 800d65c:	b538      	push	{r3, r4, r5, lr}
 800d65e:	4d07      	ldr	r5, [pc, #28]	; (800d67c <_fstat_r+0x20>)
 800d660:	2300      	movs	r3, #0
 800d662:	4604      	mov	r4, r0
 800d664:	4608      	mov	r0, r1
 800d666:	4611      	mov	r1, r2
 800d668:	602b      	str	r3, [r5, #0]
 800d66a:	f7f4 fe2c 	bl	80022c6 <_fstat>
 800d66e:	1c43      	adds	r3, r0, #1
 800d670:	d102      	bne.n	800d678 <_fstat_r+0x1c>
 800d672:	682b      	ldr	r3, [r5, #0]
 800d674:	b103      	cbz	r3, 800d678 <_fstat_r+0x1c>
 800d676:	6023      	str	r3, [r4, #0]
 800d678:	bd38      	pop	{r3, r4, r5, pc}
 800d67a:	bf00      	nop
 800d67c:	20004f18 	.word	0x20004f18

0800d680 <_isatty_r>:
 800d680:	b538      	push	{r3, r4, r5, lr}
 800d682:	4d06      	ldr	r5, [pc, #24]	; (800d69c <_isatty_r+0x1c>)
 800d684:	2300      	movs	r3, #0
 800d686:	4604      	mov	r4, r0
 800d688:	4608      	mov	r0, r1
 800d68a:	602b      	str	r3, [r5, #0]
 800d68c:	f7f4 fe2b 	bl	80022e6 <_isatty>
 800d690:	1c43      	adds	r3, r0, #1
 800d692:	d102      	bne.n	800d69a <_isatty_r+0x1a>
 800d694:	682b      	ldr	r3, [r5, #0]
 800d696:	b103      	cbz	r3, 800d69a <_isatty_r+0x1a>
 800d698:	6023      	str	r3, [r4, #0]
 800d69a:	bd38      	pop	{r3, r4, r5, pc}
 800d69c:	20004f18 	.word	0x20004f18

0800d6a0 <_lseek_r>:
 800d6a0:	b538      	push	{r3, r4, r5, lr}
 800d6a2:	4d07      	ldr	r5, [pc, #28]	; (800d6c0 <_lseek_r+0x20>)
 800d6a4:	4604      	mov	r4, r0
 800d6a6:	4608      	mov	r0, r1
 800d6a8:	4611      	mov	r1, r2
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	602a      	str	r2, [r5, #0]
 800d6ae:	461a      	mov	r2, r3
 800d6b0:	f7f4 fe24 	bl	80022fc <_lseek>
 800d6b4:	1c43      	adds	r3, r0, #1
 800d6b6:	d102      	bne.n	800d6be <_lseek_r+0x1e>
 800d6b8:	682b      	ldr	r3, [r5, #0]
 800d6ba:	b103      	cbz	r3, 800d6be <_lseek_r+0x1e>
 800d6bc:	6023      	str	r3, [r4, #0]
 800d6be:	bd38      	pop	{r3, r4, r5, pc}
 800d6c0:	20004f18 	.word	0x20004f18

0800d6c4 <memmove>:
 800d6c4:	4288      	cmp	r0, r1
 800d6c6:	b510      	push	{r4, lr}
 800d6c8:	eb01 0402 	add.w	r4, r1, r2
 800d6cc:	d902      	bls.n	800d6d4 <memmove+0x10>
 800d6ce:	4284      	cmp	r4, r0
 800d6d0:	4623      	mov	r3, r4
 800d6d2:	d807      	bhi.n	800d6e4 <memmove+0x20>
 800d6d4:	1e43      	subs	r3, r0, #1
 800d6d6:	42a1      	cmp	r1, r4
 800d6d8:	d008      	beq.n	800d6ec <memmove+0x28>
 800d6da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d6de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d6e2:	e7f8      	b.n	800d6d6 <memmove+0x12>
 800d6e4:	4402      	add	r2, r0
 800d6e6:	4601      	mov	r1, r0
 800d6e8:	428a      	cmp	r2, r1
 800d6ea:	d100      	bne.n	800d6ee <memmove+0x2a>
 800d6ec:	bd10      	pop	{r4, pc}
 800d6ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d6f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d6f6:	e7f7      	b.n	800d6e8 <memmove+0x24>

0800d6f8 <__malloc_lock>:
 800d6f8:	4801      	ldr	r0, [pc, #4]	; (800d700 <__malloc_lock+0x8>)
 800d6fa:	f7fe bdf2 	b.w	800c2e2 <__retarget_lock_acquire_recursive>
 800d6fe:	bf00      	nop
 800d700:	20004f0c 	.word	0x20004f0c

0800d704 <__malloc_unlock>:
 800d704:	4801      	ldr	r0, [pc, #4]	; (800d70c <__malloc_unlock+0x8>)
 800d706:	f7fe bded 	b.w	800c2e4 <__retarget_lock_release_recursive>
 800d70a:	bf00      	nop
 800d70c:	20004f0c 	.word	0x20004f0c

0800d710 <_realloc_r>:
 800d710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d714:	4680      	mov	r8, r0
 800d716:	4614      	mov	r4, r2
 800d718:	460e      	mov	r6, r1
 800d71a:	b921      	cbnz	r1, 800d726 <_realloc_r+0x16>
 800d71c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d720:	4611      	mov	r1, r2
 800d722:	f7ff bba3 	b.w	800ce6c <_malloc_r>
 800d726:	b92a      	cbnz	r2, 800d734 <_realloc_r+0x24>
 800d728:	f7ff fb34 	bl	800cd94 <_free_r>
 800d72c:	4625      	mov	r5, r4
 800d72e:	4628      	mov	r0, r5
 800d730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d734:	f000 f835 	bl	800d7a2 <_malloc_usable_size_r>
 800d738:	4284      	cmp	r4, r0
 800d73a:	4607      	mov	r7, r0
 800d73c:	d802      	bhi.n	800d744 <_realloc_r+0x34>
 800d73e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d742:	d812      	bhi.n	800d76a <_realloc_r+0x5a>
 800d744:	4621      	mov	r1, r4
 800d746:	4640      	mov	r0, r8
 800d748:	f7ff fb90 	bl	800ce6c <_malloc_r>
 800d74c:	4605      	mov	r5, r0
 800d74e:	2800      	cmp	r0, #0
 800d750:	d0ed      	beq.n	800d72e <_realloc_r+0x1e>
 800d752:	42bc      	cmp	r4, r7
 800d754:	4622      	mov	r2, r4
 800d756:	4631      	mov	r1, r6
 800d758:	bf28      	it	cs
 800d75a:	463a      	movcs	r2, r7
 800d75c:	f7fb fb30 	bl	8008dc0 <memcpy>
 800d760:	4631      	mov	r1, r6
 800d762:	4640      	mov	r0, r8
 800d764:	f7ff fb16 	bl	800cd94 <_free_r>
 800d768:	e7e1      	b.n	800d72e <_realloc_r+0x1e>
 800d76a:	4635      	mov	r5, r6
 800d76c:	e7df      	b.n	800d72e <_realloc_r+0x1e>
	...

0800d770 <_read_r>:
 800d770:	b538      	push	{r3, r4, r5, lr}
 800d772:	4d07      	ldr	r5, [pc, #28]	; (800d790 <_read_r+0x20>)
 800d774:	4604      	mov	r4, r0
 800d776:	4608      	mov	r0, r1
 800d778:	4611      	mov	r1, r2
 800d77a:	2200      	movs	r2, #0
 800d77c:	602a      	str	r2, [r5, #0]
 800d77e:	461a      	mov	r2, r3
 800d780:	f7f4 fd5c 	bl	800223c <_read>
 800d784:	1c43      	adds	r3, r0, #1
 800d786:	d102      	bne.n	800d78e <_read_r+0x1e>
 800d788:	682b      	ldr	r3, [r5, #0]
 800d78a:	b103      	cbz	r3, 800d78e <_read_r+0x1e>
 800d78c:	6023      	str	r3, [r4, #0]
 800d78e:	bd38      	pop	{r3, r4, r5, pc}
 800d790:	20004f18 	.word	0x20004f18

0800d794 <abort>:
 800d794:	b508      	push	{r3, lr}
 800d796:	2006      	movs	r0, #6
 800d798:	f000 f834 	bl	800d804 <raise>
 800d79c:	2001      	movs	r0, #1
 800d79e:	f7f4 fd43 	bl	8002228 <_exit>

0800d7a2 <_malloc_usable_size_r>:
 800d7a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7a6:	1f18      	subs	r0, r3, #4
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	bfbc      	itt	lt
 800d7ac:	580b      	ldrlt	r3, [r1, r0]
 800d7ae:	18c0      	addlt	r0, r0, r3
 800d7b0:	4770      	bx	lr

0800d7b2 <_raise_r>:
 800d7b2:	291f      	cmp	r1, #31
 800d7b4:	b538      	push	{r3, r4, r5, lr}
 800d7b6:	4604      	mov	r4, r0
 800d7b8:	460d      	mov	r5, r1
 800d7ba:	d904      	bls.n	800d7c6 <_raise_r+0x14>
 800d7bc:	2316      	movs	r3, #22
 800d7be:	6003      	str	r3, [r0, #0]
 800d7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c4:	bd38      	pop	{r3, r4, r5, pc}
 800d7c6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d7c8:	b112      	cbz	r2, 800d7d0 <_raise_r+0x1e>
 800d7ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d7ce:	b94b      	cbnz	r3, 800d7e4 <_raise_r+0x32>
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	f000 f831 	bl	800d838 <_getpid_r>
 800d7d6:	462a      	mov	r2, r5
 800d7d8:	4601      	mov	r1, r0
 800d7da:	4620      	mov	r0, r4
 800d7dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7e0:	f000 b818 	b.w	800d814 <_kill_r>
 800d7e4:	2b01      	cmp	r3, #1
 800d7e6:	d00a      	beq.n	800d7fe <_raise_r+0x4c>
 800d7e8:	1c59      	adds	r1, r3, #1
 800d7ea:	d103      	bne.n	800d7f4 <_raise_r+0x42>
 800d7ec:	2316      	movs	r3, #22
 800d7ee:	6003      	str	r3, [r0, #0]
 800d7f0:	2001      	movs	r0, #1
 800d7f2:	e7e7      	b.n	800d7c4 <_raise_r+0x12>
 800d7f4:	2400      	movs	r4, #0
 800d7f6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7fa:	4628      	mov	r0, r5
 800d7fc:	4798      	blx	r3
 800d7fe:	2000      	movs	r0, #0
 800d800:	e7e0      	b.n	800d7c4 <_raise_r+0x12>
	...

0800d804 <raise>:
 800d804:	4b02      	ldr	r3, [pc, #8]	; (800d810 <raise+0xc>)
 800d806:	4601      	mov	r1, r0
 800d808:	6818      	ldr	r0, [r3, #0]
 800d80a:	f7ff bfd2 	b.w	800d7b2 <_raise_r>
 800d80e:	bf00      	nop
 800d810:	20000668 	.word	0x20000668

0800d814 <_kill_r>:
 800d814:	b538      	push	{r3, r4, r5, lr}
 800d816:	4d07      	ldr	r5, [pc, #28]	; (800d834 <_kill_r+0x20>)
 800d818:	2300      	movs	r3, #0
 800d81a:	4604      	mov	r4, r0
 800d81c:	4608      	mov	r0, r1
 800d81e:	4611      	mov	r1, r2
 800d820:	602b      	str	r3, [r5, #0]
 800d822:	f7f4 fcf1 	bl	8002208 <_kill>
 800d826:	1c43      	adds	r3, r0, #1
 800d828:	d102      	bne.n	800d830 <_kill_r+0x1c>
 800d82a:	682b      	ldr	r3, [r5, #0]
 800d82c:	b103      	cbz	r3, 800d830 <_kill_r+0x1c>
 800d82e:	6023      	str	r3, [r4, #0]
 800d830:	bd38      	pop	{r3, r4, r5, pc}
 800d832:	bf00      	nop
 800d834:	20004f18 	.word	0x20004f18

0800d838 <_getpid_r>:
 800d838:	f7f4 bcde 	b.w	80021f8 <_getpid>

0800d83c <fmaxf>:
 800d83c:	b508      	push	{r3, lr}
 800d83e:	ed2d 8b02 	vpush	{d8}
 800d842:	eeb0 8a40 	vmov.f32	s16, s0
 800d846:	eef0 8a60 	vmov.f32	s17, s1
 800d84a:	f000 f82d 	bl	800d8a8 <__fpclassifyf>
 800d84e:	b148      	cbz	r0, 800d864 <fmaxf+0x28>
 800d850:	eeb0 0a68 	vmov.f32	s0, s17
 800d854:	f000 f828 	bl	800d8a8 <__fpclassifyf>
 800d858:	b130      	cbz	r0, 800d868 <fmaxf+0x2c>
 800d85a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d85e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d862:	dc01      	bgt.n	800d868 <fmaxf+0x2c>
 800d864:	eeb0 8a68 	vmov.f32	s16, s17
 800d868:	eeb0 0a48 	vmov.f32	s0, s16
 800d86c:	ecbd 8b02 	vpop	{d8}
 800d870:	bd08      	pop	{r3, pc}

0800d872 <fminf>:
 800d872:	b508      	push	{r3, lr}
 800d874:	ed2d 8b02 	vpush	{d8}
 800d878:	eeb0 8a40 	vmov.f32	s16, s0
 800d87c:	eef0 8a60 	vmov.f32	s17, s1
 800d880:	f000 f812 	bl	800d8a8 <__fpclassifyf>
 800d884:	b148      	cbz	r0, 800d89a <fminf+0x28>
 800d886:	eeb0 0a68 	vmov.f32	s0, s17
 800d88a:	f000 f80d 	bl	800d8a8 <__fpclassifyf>
 800d88e:	b130      	cbz	r0, 800d89e <fminf+0x2c>
 800d890:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d898:	d401      	bmi.n	800d89e <fminf+0x2c>
 800d89a:	eeb0 8a68 	vmov.f32	s16, s17
 800d89e:	eeb0 0a48 	vmov.f32	s0, s16
 800d8a2:	ecbd 8b02 	vpop	{d8}
 800d8a6:	bd08      	pop	{r3, pc}

0800d8a8 <__fpclassifyf>:
 800d8a8:	ee10 3a10 	vmov	r3, s0
 800d8ac:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800d8b0:	d00d      	beq.n	800d8ce <__fpclassifyf+0x26>
 800d8b2:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800d8b6:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d8ba:	d30a      	bcc.n	800d8d2 <__fpclassifyf+0x2a>
 800d8bc:	4b07      	ldr	r3, [pc, #28]	; (800d8dc <__fpclassifyf+0x34>)
 800d8be:	1e42      	subs	r2, r0, #1
 800d8c0:	429a      	cmp	r2, r3
 800d8c2:	d908      	bls.n	800d8d6 <__fpclassifyf+0x2e>
 800d8c4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800d8c8:	4258      	negs	r0, r3
 800d8ca:	4158      	adcs	r0, r3
 800d8cc:	4770      	bx	lr
 800d8ce:	2002      	movs	r0, #2
 800d8d0:	4770      	bx	lr
 800d8d2:	2004      	movs	r0, #4
 800d8d4:	4770      	bx	lr
 800d8d6:	2003      	movs	r0, #3
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop
 800d8dc:	007ffffe 	.word	0x007ffffe

0800d8e0 <_init>:
 800d8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8e2:	bf00      	nop
 800d8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8e6:	bc08      	pop	{r3}
 800d8e8:	469e      	mov	lr, r3
 800d8ea:	4770      	bx	lr

0800d8ec <_fini>:
 800d8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ee:	bf00      	nop
 800d8f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8f2:	bc08      	pop	{r3}
 800d8f4:	469e      	mov	lr, r3
 800d8f6:	4770      	bx	lr
