#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bfc230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c10b60 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x1bfc6c0 .functor NOT 1, L_0x1c83a30, C4<0>, C4<0>, C4<0>;
L_0x1c838b0 .functor XOR 12, L_0x1c83770, L_0x1c83810, C4<000000000000>, C4<000000000000>;
L_0x1c839c0 .functor XOR 12, L_0x1c838b0, L_0x1c83920, C4<000000000000>, C4<000000000000>;
v0x1c7a5e0_0 .net *"_ivl_10", 11 0, L_0x1c83920;  1 drivers
v0x1c7a6e0_0 .net *"_ivl_12", 11 0, L_0x1c839c0;  1 drivers
v0x1c7a7c0_0 .net *"_ivl_2", 11 0, L_0x1c836d0;  1 drivers
v0x1c7a880_0 .net *"_ivl_4", 11 0, L_0x1c83770;  1 drivers
v0x1c7a960_0 .net *"_ivl_6", 11 0, L_0x1c83810;  1 drivers
v0x1c7aa90_0 .net *"_ivl_8", 11 0, L_0x1c838b0;  1 drivers
v0x1c7ab70_0 .var "clk", 0 0;
v0x1c7ac10_0 .net "in", 0 0, v0x1c75210_0;  1 drivers
v0x1c7acb0_0 .net "next_state_dut", 9 0, L_0x1c81cb0;  1 drivers
v0x1c7ad50_0 .net "next_state_ref", 9 0, L_0x1c7d9e0;  1 drivers
v0x1c7ae60_0 .net "out1_dut", 0 0, L_0x1c83480;  1 drivers
v0x1c7af00_0 .net "out1_ref", 0 0, L_0x1bff510;  1 drivers
v0x1c7afa0_0 .net "out2_dut", 0 0, L_0x1c835e0;  1 drivers
v0x1c7b040_0 .net "out2_ref", 0 0, L_0x1c003b0;  1 drivers
v0x1c7b110_0 .net "state", 9 0, v0x1c75540_0;  1 drivers
v0x1c7b1b0_0 .var/2u "stats1", 287 0;
v0x1c7b250_0 .var/2u "strobe", 0 0;
v0x1c7b2f0_0 .net "tb_match", 0 0, L_0x1c83a30;  1 drivers
v0x1c7b3c0_0 .net "tb_mismatch", 0 0, L_0x1bfc6c0;  1 drivers
v0x1c7b460_0 .net "wavedrom_enable", 0 0, v0x1c75780_0;  1 drivers
v0x1c7b530_0 .net "wavedrom_title", 511 0, v0x1c75840_0;  1 drivers
L_0x1c836d0 .concat [ 1 1 10 0], L_0x1c003b0, L_0x1bff510, L_0x1c7d9e0;
L_0x1c83770 .concat [ 1 1 10 0], L_0x1c003b0, L_0x1bff510, L_0x1c7d9e0;
L_0x1c83810 .concat [ 1 1 10 0], L_0x1c835e0, L_0x1c83480, L_0x1c81cb0;
L_0x1c83920 .concat [ 1 1 10 0], L_0x1c003b0, L_0x1bff510, L_0x1c7d9e0;
L_0x1c83a30 .cmp/eeq 12, L_0x1c836d0, L_0x1c839c0;
S_0x1c10cf0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1c10b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1bff510 .functor OR 1, L_0x1c7b680, L_0x1c7b720, C4<0>, C4<0>;
L_0x1c003b0 .functor OR 1, L_0x1c7b8b0, L_0x1c7b950, C4<0>, C4<0>;
L_0x1c00b00 .functor OR 1, L_0x1c7be30, L_0x1c7bed0, C4<0>, C4<0>;
L_0x1bfd510 .functor OR 1, L_0x1c00b00, L_0x1c7c060, C4<0>, C4<0>;
L_0x1c1e730 .functor OR 1, L_0x1bfd510, L_0x1c7c1d0, C4<0>, C4<0>;
L_0x1c4ba40 .functor AND 1, L_0x1c7bb10, L_0x1c1e730, C4<1>, C4<1>;
L_0x1c7c5b0 .functor OR 1, L_0x1c7c400, L_0x1c7c4a0, C4<0>, C4<0>;
L_0x1c7c760 .functor OR 1, L_0x1c7c5b0, L_0x1c7c6c0, C4<0>, C4<0>;
L_0x1c7c8c0 .functor AND 1, v0x1c75210_0, L_0x1c7c760, C4<1>, C4<1>;
L_0x1c7c540 .functor AND 1, v0x1c75210_0, L_0x1c7c980, C4<1>, C4<1>;
L_0x1c7cbf0 .functor AND 1, v0x1c75210_0, L_0x1c7cb50, C4<1>, C4<1>;
L_0x1c7cd90 .functor AND 1, v0x1c75210_0, L_0x1c7cc60, C4<1>, C4<1>;
L_0x1c7cf60 .functor AND 1, v0x1c75210_0, L_0x1c7cec0, C4<1>, C4<1>;
L_0x1c7d190 .functor AND 1, v0x1c75210_0, L_0x1c7d050, C4<1>, C4<1>;
L_0x1c7ce50 .functor OR 1, L_0x1c7d300, L_0x1c7d3a0, C4<0>, C4<0>;
L_0x1c7d5f0 .functor AND 1, v0x1c75210_0, L_0x1c7ce50, C4<1>, C4<1>;
L_0x1c7d8a0 .functor AND 1, L_0x1c7d0f0, L_0x1c7d740, C4<1>, C4<1>;
L_0x1c7df60 .functor AND 1, L_0x1c7dd50, L_0x1c7dec0, C4<1>, C4<1>;
v0x1bff6c0_0 .net *"_ivl_1", 0 0, L_0x1c7b680;  1 drivers
v0x1c004c0_0 .net *"_ivl_100", 0 0, L_0x1c7dd50;  1 drivers
v0x1c00560_0 .net *"_ivl_102", 0 0, L_0x1c7dec0;  1 drivers
v0x1c00d70_0 .net *"_ivl_104", 0 0, L_0x1c7df60;  1 drivers
v0x1c00e10_0 .net *"_ivl_15", 0 0, L_0x1c7bb10;  1 drivers
v0x1bfd660_0 .net *"_ivl_17", 4 0, L_0x1c7bc40;  1 drivers
v0x1bfd700_0 .net *"_ivl_19", 0 0, L_0x1c7be30;  1 drivers
v0x1c71d10_0 .net *"_ivl_21", 0 0, L_0x1c7bed0;  1 drivers
v0x1c71df0_0 .net *"_ivl_22", 0 0, L_0x1c00b00;  1 drivers
v0x1c71ed0_0 .net *"_ivl_25", 0 0, L_0x1c7c060;  1 drivers
v0x1c71fb0_0 .net *"_ivl_26", 0 0, L_0x1bfd510;  1 drivers
v0x1c72090_0 .net *"_ivl_29", 0 0, L_0x1c7c1d0;  1 drivers
v0x1c72170_0 .net *"_ivl_3", 0 0, L_0x1c7b720;  1 drivers
v0x1c72250_0 .net *"_ivl_30", 0 0, L_0x1c1e730;  1 drivers
v0x1c72330_0 .net *"_ivl_33", 0 0, L_0x1c4ba40;  1 drivers
v0x1c723f0_0 .net *"_ivl_37", 0 0, L_0x1c7c400;  1 drivers
v0x1c724d0_0 .net *"_ivl_39", 0 0, L_0x1c7c4a0;  1 drivers
v0x1c725b0_0 .net *"_ivl_40", 0 0, L_0x1c7c5b0;  1 drivers
v0x1c72690_0 .net *"_ivl_43", 0 0, L_0x1c7c6c0;  1 drivers
v0x1c72770_0 .net *"_ivl_44", 0 0, L_0x1c7c760;  1 drivers
v0x1c72850_0 .net *"_ivl_47", 0 0, L_0x1c7c8c0;  1 drivers
v0x1c72910_0 .net *"_ivl_51", 0 0, L_0x1c7c980;  1 drivers
v0x1c729f0_0 .net *"_ivl_53", 0 0, L_0x1c7c540;  1 drivers
v0x1c72ab0_0 .net *"_ivl_57", 0 0, L_0x1c7cb50;  1 drivers
v0x1c72b90_0 .net *"_ivl_59", 0 0, L_0x1c7cbf0;  1 drivers
v0x1c72c50_0 .net *"_ivl_63", 0 0, L_0x1c7cc60;  1 drivers
v0x1c72d30_0 .net *"_ivl_65", 0 0, L_0x1c7cd90;  1 drivers
v0x1c72df0_0 .net *"_ivl_69", 0 0, L_0x1c7cec0;  1 drivers
v0x1c72ed0_0 .net *"_ivl_7", 0 0, L_0x1c7b8b0;  1 drivers
v0x1c72fb0_0 .net *"_ivl_71", 0 0, L_0x1c7cf60;  1 drivers
v0x1c73070_0 .net *"_ivl_75", 0 0, L_0x1c7d050;  1 drivers
v0x1c73150_0 .net *"_ivl_77", 0 0, L_0x1c7d190;  1 drivers
v0x1c73210_0 .net *"_ivl_81", 0 0, L_0x1c7d300;  1 drivers
v0x1c73500_0 .net *"_ivl_83", 0 0, L_0x1c7d3a0;  1 drivers
v0x1c735e0_0 .net *"_ivl_84", 0 0, L_0x1c7ce50;  1 drivers
v0x1c736c0_0 .net *"_ivl_87", 0 0, L_0x1c7d5f0;  1 drivers
v0x1c73780_0 .net *"_ivl_9", 0 0, L_0x1c7b950;  1 drivers
v0x1c73860_0 .net *"_ivl_91", 0 0, L_0x1c7d0f0;  1 drivers
v0x1c73920_0 .net *"_ivl_93", 0 0, L_0x1c7d740;  1 drivers
v0x1c73a00_0 .net *"_ivl_95", 0 0, L_0x1c7d8a0;  1 drivers
v0x1c73ac0_0 .net "in", 0 0, v0x1c75210_0;  alias, 1 drivers
v0x1c73b80_0 .net "next_state", 9 0, L_0x1c7d9e0;  alias, 1 drivers
v0x1c73c60_0 .net "out1", 0 0, L_0x1bff510;  alias, 1 drivers
v0x1c73d20_0 .net "out2", 0 0, L_0x1c003b0;  alias, 1 drivers
v0x1c73de0_0 .net "state", 9 0, v0x1c75540_0;  alias, 1 drivers
L_0x1c7b680 .part v0x1c75540_0, 8, 1;
L_0x1c7b720 .part v0x1c75540_0, 9, 1;
L_0x1c7b8b0 .part v0x1c75540_0, 7, 1;
L_0x1c7b950 .part v0x1c75540_0, 9, 1;
L_0x1c7bb10 .reduce/nor v0x1c75210_0;
L_0x1c7bc40 .part v0x1c75540_0, 0, 5;
L_0x1c7be30 .reduce/or L_0x1c7bc40;
L_0x1c7bed0 .part v0x1c75540_0, 7, 1;
L_0x1c7c060 .part v0x1c75540_0, 8, 1;
L_0x1c7c1d0 .part v0x1c75540_0, 9, 1;
L_0x1c7c400 .part v0x1c75540_0, 0, 1;
L_0x1c7c4a0 .part v0x1c75540_0, 8, 1;
L_0x1c7c6c0 .part v0x1c75540_0, 9, 1;
L_0x1c7c980 .part v0x1c75540_0, 1, 1;
L_0x1c7cb50 .part v0x1c75540_0, 2, 1;
L_0x1c7cc60 .part v0x1c75540_0, 3, 1;
L_0x1c7cec0 .part v0x1c75540_0, 4, 1;
L_0x1c7d050 .part v0x1c75540_0, 5, 1;
L_0x1c7d300 .part v0x1c75540_0, 6, 1;
L_0x1c7d3a0 .part v0x1c75540_0, 7, 1;
L_0x1c7d0f0 .reduce/nor v0x1c75210_0;
L_0x1c7d740 .part v0x1c75540_0, 5, 1;
LS_0x1c7d9e0_0_0 .concat8 [ 1 1 1 1], L_0x1c4ba40, L_0x1c7c8c0, L_0x1c7c540, L_0x1c7cbf0;
LS_0x1c7d9e0_0_4 .concat8 [ 1 1 1 1], L_0x1c7cd90, L_0x1c7cf60, L_0x1c7d190, L_0x1c7d5f0;
LS_0x1c7d9e0_0_8 .concat8 [ 1 1 0 0], L_0x1c7d8a0, L_0x1c7df60;
L_0x1c7d9e0 .concat8 [ 4 4 2 0], LS_0x1c7d9e0_0_0, LS_0x1c7d9e0_0_4, LS_0x1c7d9e0_0_8;
L_0x1c7dd50 .reduce/nor v0x1c75210_0;
L_0x1c7dec0 .part v0x1c75540_0, 6, 1;
S_0x1c73f60 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1c10b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1c74f90_0 .net "clk", 0 0, v0x1c7ab70_0;  1 drivers
v0x1c75070_0 .var/2s "errored1", 31 0;
v0x1c75150_0 .var/2s "errored2", 31 0;
v0x1c75210_0 .var "in", 0 0;
v0x1c752b0_0 .net "next_state_dut", 9 0, L_0x1c81cb0;  alias, 1 drivers
v0x1c753c0_0 .net "next_state_ref", 9 0, L_0x1c7d9e0;  alias, 1 drivers
v0x1c75480_0 .var/2s "onehot_error", 31 0;
v0x1c75540_0 .var "state", 9 0;
v0x1c75600_0 .var "state_error", 9 0;
v0x1c756c0_0 .net "tb_match", 0 0, L_0x1c83a30;  alias, 1 drivers
v0x1c75780_0 .var "wavedrom_enable", 0 0;
v0x1c75840_0 .var "wavedrom_title", 511 0;
E_0x1c0c5e0 .event negedge, v0x1c74f90_0;
E_0x1c0c830 .event posedge, v0x1c74f90_0;
S_0x1c741a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1c73f60;
 .timescale -12 -12;
v0x1c743e0_0 .var/2s "i", 31 0;
E_0x1c0beb0/0 .event negedge, v0x1c74f90_0;
E_0x1c0beb0/1 .event posedge, v0x1c74f90_0;
E_0x1c0beb0 .event/or E_0x1c0beb0/0, E_0x1c0beb0/1;
S_0x1c744e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1c73f60;
 .timescale -12 -12;
v0x1c746e0_0 .var/2s "i", 31 0;
S_0x1c747c0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1c73f60;
 .timescale -12 -12;
v0x1c749a0_0 .var/2s "i", 31 0;
S_0x1c74a80 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1c73f60;
 .timescale -12 -12;
v0x1c74c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c74d60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1c73f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c75a20 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1c10b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1c7e200 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7e270 .functor AND 1, L_0x1c7e160, L_0x1c7e200, C4<1>, C4<1>;
L_0x1c7e420 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7e490 .functor AND 1, L_0x1c7e380, L_0x1c7e420, C4<1>, C4<1>;
L_0x1c7e5a0 .functor OR 1, L_0x1c7e270, L_0x1c7e490, C4<0>, C4<0>;
L_0x1c7e750 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7ea10 .functor AND 1, L_0x1c7e6b0, L_0x1c7e750, C4<1>, C4<1>;
L_0x1c7eb20 .functor OR 1, L_0x1c7e5a0, L_0x1c7ea10, C4<0>, C4<0>;
L_0x1c7ed20 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7ed90 .functor AND 1, L_0x1c7ec80, L_0x1c7ed20, C4<1>, C4<1>;
L_0x1c7ef00 .functor OR 1, L_0x1c7eb20, L_0x1c7ed90, C4<0>, C4<0>;
L_0x1c7f060 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7f140 .functor AND 1, L_0x1c7efc0, L_0x1c7f060, C4<1>, C4<1>;
L_0x1c7f250 .functor OR 1, L_0x1c7ef00, L_0x1c7f140, C4<0>, C4<0>;
L_0x1c7f0d0 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7f4c0 .functor AND 1, L_0x1c7f3e0, L_0x1c7f0d0, C4<1>, C4<1>;
L_0x1c7f660 .functor OR 1, L_0x1c7f250, L_0x1c7f4c0, C4<0>, C4<0>;
L_0x1c7f810 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7f920 .functor AND 1, L_0x1c7f770, L_0x1c7f810, C4<1>, C4<1>;
L_0x1c7fa30 .functor OR 1, L_0x1c7f660, L_0x1c7f920, C4<0>, C4<0>;
L_0x1c7fc40 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c7fcb0 .functor AND 1, L_0x1c7f880, L_0x1c7fc40, C4<1>, C4<1>;
L_0x1c7fe80 .functor OR 1, L_0x1c7fa30, L_0x1c7fcb0, C4<0>, C4<0>;
L_0x1c80440 .functor AND 1, L_0x1c7ff90, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c806d0 .functor AND 1, L_0x1c805d0, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c80740 .functor OR 1, L_0x1c80440, L_0x1c806d0, C4<0>, C4<0>;
L_0x1c809d0 .functor AND 1, L_0x1c80930, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c80a90 .functor OR 1, L_0x1c80740, L_0x1c809d0, C4<0>, C4<0>;
L_0x1c80da0 .functor AND 1, L_0x1c80c90, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c80f00 .functor AND 1, L_0x1c80e60, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c80d30 .functor AND 1, L_0x1c810c0, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c812d0 .functor AND 1, L_0x1c81230, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c815d0 .functor AND 1, L_0x1c814a0, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c81690 .functor OR 1, L_0x1c812d0, L_0x1c815d0, C4<0>, C4<0>;
L_0x1c81960 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c819d0 .functor AND 1, L_0x1c818c0, L_0x1c81960, C4<1>, C4<1>;
L_0x1c81d50 .functor AND 1, L_0x1c81c10, v0x1c75210_0, C4<1>, C4<1>;
L_0x1c81eb0 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c81ae0 .functor AND 1, L_0x1c81e10, L_0x1c81eb0, C4<1>, C4<1>;
L_0x1c82470 .functor OR 1, L_0x1c81d50, L_0x1c81ae0, C4<0>, C4<0>;
L_0x1c82820 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c82890 .functor AND 1, L_0x1c826d0, L_0x1c82820, C4<1>, C4<1>;
L_0x1c82f30 .functor NOT 1, v0x1c75210_0, C4<0>, C4<0>, C4<0>;
L_0x1c82fa0 .functor AND 1, L_0x1c82dd0, L_0x1c82f30, C4<1>, C4<1>;
L_0x1c83480 .functor OR 1, L_0x1c83270, L_0x1c83310, C4<0>, C4<0>;
v0x1c75c90_0 .net *"_ivl_10", 0 0, L_0x1c7e420;  1 drivers
v0x1c75d70_0 .net *"_ivl_103", 0 0, L_0x1c81230;  1 drivers
v0x1c75e50_0 .net *"_ivl_104", 0 0, L_0x1c812d0;  1 drivers
v0x1c75f40_0 .net *"_ivl_107", 0 0, L_0x1c814a0;  1 drivers
v0x1c76020_0 .net *"_ivl_108", 0 0, L_0x1c815d0;  1 drivers
v0x1c76150_0 .net *"_ivl_110", 0 0, L_0x1c81690;  1 drivers
v0x1c76230_0 .net *"_ivl_115", 0 0, L_0x1c818c0;  1 drivers
v0x1c76310_0 .net *"_ivl_116", 0 0, L_0x1c81960;  1 drivers
v0x1c763f0_0 .net *"_ivl_118", 0 0, L_0x1c819d0;  1 drivers
v0x1c76560_0 .net *"_ivl_12", 0 0, L_0x1c7e490;  1 drivers
v0x1c76640_0 .net *"_ivl_123", 0 0, L_0x1c81c10;  1 drivers
v0x1c76720_0 .net *"_ivl_124", 0 0, L_0x1c81d50;  1 drivers
v0x1c76800_0 .net *"_ivl_127", 0 0, L_0x1c81e10;  1 drivers
v0x1c768e0_0 .net *"_ivl_128", 0 0, L_0x1c81eb0;  1 drivers
v0x1c769c0_0 .net *"_ivl_130", 0 0, L_0x1c81ae0;  1 drivers
v0x1c76aa0_0 .net *"_ivl_132", 0 0, L_0x1c82470;  1 drivers
v0x1c76b80_0 .net *"_ivl_137", 0 0, L_0x1c826d0;  1 drivers
v0x1c76d70_0 .net *"_ivl_138", 0 0, L_0x1c82820;  1 drivers
v0x1c76e50_0 .net *"_ivl_14", 0 0, L_0x1c7e5a0;  1 drivers
v0x1c76f30_0 .net *"_ivl_140", 0 0, L_0x1c82890;  1 drivers
v0x1c77010_0 .net *"_ivl_146", 0 0, L_0x1c82dd0;  1 drivers
v0x1c770f0_0 .net *"_ivl_147", 0 0, L_0x1c82f30;  1 drivers
v0x1c771d0_0 .net *"_ivl_149", 0 0, L_0x1c82fa0;  1 drivers
v0x1c772b0_0 .net *"_ivl_152", 0 0, L_0x1c83270;  1 drivers
v0x1c77390_0 .net *"_ivl_154", 0 0, L_0x1c83310;  1 drivers
v0x1c77470_0 .net *"_ivl_17", 0 0, L_0x1c7e6b0;  1 drivers
v0x1c77550_0 .net *"_ivl_18", 0 0, L_0x1c7e750;  1 drivers
v0x1c77630_0 .net *"_ivl_20", 0 0, L_0x1c7ea10;  1 drivers
v0x1c77710_0 .net *"_ivl_22", 0 0, L_0x1c7eb20;  1 drivers
v0x1c777f0_0 .net *"_ivl_25", 0 0, L_0x1c7ec80;  1 drivers
v0x1c778d0_0 .net *"_ivl_26", 0 0, L_0x1c7ed20;  1 drivers
v0x1c779b0_0 .net *"_ivl_28", 0 0, L_0x1c7ed90;  1 drivers
v0x1c77a90_0 .net *"_ivl_3", 0 0, L_0x1c7e160;  1 drivers
v0x1c77d80_0 .net *"_ivl_30", 0 0, L_0x1c7ef00;  1 drivers
v0x1c77e60_0 .net *"_ivl_33", 0 0, L_0x1c7efc0;  1 drivers
v0x1c77f40_0 .net *"_ivl_34", 0 0, L_0x1c7f060;  1 drivers
v0x1c78020_0 .net *"_ivl_36", 0 0, L_0x1c7f140;  1 drivers
v0x1c78100_0 .net *"_ivl_38", 0 0, L_0x1c7f250;  1 drivers
v0x1c781e0_0 .net *"_ivl_4", 0 0, L_0x1c7e200;  1 drivers
v0x1c782c0_0 .net *"_ivl_41", 0 0, L_0x1c7f3e0;  1 drivers
v0x1c783a0_0 .net *"_ivl_42", 0 0, L_0x1c7f0d0;  1 drivers
v0x1c78480_0 .net *"_ivl_44", 0 0, L_0x1c7f4c0;  1 drivers
v0x1c78560_0 .net *"_ivl_46", 0 0, L_0x1c7f660;  1 drivers
v0x1c78640_0 .net *"_ivl_49", 0 0, L_0x1c7f770;  1 drivers
v0x1c78720_0 .net *"_ivl_50", 0 0, L_0x1c7f810;  1 drivers
v0x1c78800_0 .net *"_ivl_52", 0 0, L_0x1c7f920;  1 drivers
v0x1c788e0_0 .net *"_ivl_54", 0 0, L_0x1c7fa30;  1 drivers
v0x1c789c0_0 .net *"_ivl_57", 0 0, L_0x1c7f880;  1 drivers
v0x1c78aa0_0 .net *"_ivl_58", 0 0, L_0x1c7fc40;  1 drivers
v0x1c78b80_0 .net *"_ivl_6", 0 0, L_0x1c7e270;  1 drivers
v0x1c78c60_0 .net *"_ivl_60", 0 0, L_0x1c7fcb0;  1 drivers
v0x1c78d40_0 .net *"_ivl_62", 0 0, L_0x1c7fe80;  1 drivers
v0x1c78e20_0 .net *"_ivl_67", 0 0, L_0x1c7ff90;  1 drivers
v0x1c78f00_0 .net *"_ivl_68", 0 0, L_0x1c80440;  1 drivers
v0x1c78fe0_0 .net *"_ivl_71", 0 0, L_0x1c805d0;  1 drivers
v0x1c790c0_0 .net *"_ivl_72", 0 0, L_0x1c806d0;  1 drivers
v0x1c791a0_0 .net *"_ivl_74", 0 0, L_0x1c80740;  1 drivers
v0x1c79280_0 .net *"_ivl_77", 0 0, L_0x1c80930;  1 drivers
v0x1c79360_0 .net *"_ivl_78", 0 0, L_0x1c809d0;  1 drivers
v0x1c79440_0 .net *"_ivl_80", 0 0, L_0x1c80a90;  1 drivers
v0x1c79520_0 .net *"_ivl_85", 0 0, L_0x1c80c90;  1 drivers
v0x1c79600_0 .net *"_ivl_86", 0 0, L_0x1c80da0;  1 drivers
v0x1c796e0_0 .net *"_ivl_9", 0 0, L_0x1c7e380;  1 drivers
v0x1c797c0_0 .net *"_ivl_91", 0 0, L_0x1c80e60;  1 drivers
v0x1c798a0_0 .net *"_ivl_92", 0 0, L_0x1c80f00;  1 drivers
v0x1c79d90_0 .net *"_ivl_97", 0 0, L_0x1c810c0;  1 drivers
v0x1c79e70_0 .net *"_ivl_98", 0 0, L_0x1c80d30;  1 drivers
v0x1c79f50_0 .net "in", 0 0, v0x1c75210_0;  alias, 1 drivers
v0x1c79ff0_0 .net "next_state", 9 0, L_0x1c81cb0;  alias, 1 drivers
v0x1c7a0b0_0 .net "out1", 0 0, L_0x1c83480;  alias, 1 drivers
v0x1c7a150_0 .net "out2", 0 0, L_0x1c835e0;  alias, 1 drivers
v0x1c7a210_0 .net "state", 9 0, v0x1c75540_0;  alias, 1 drivers
L_0x1c7e160 .part v0x1c75540_0, 0, 1;
L_0x1c7e380 .part v0x1c75540_0, 1, 1;
L_0x1c7e6b0 .part v0x1c75540_0, 2, 1;
L_0x1c7ec80 .part v0x1c75540_0, 3, 1;
L_0x1c7efc0 .part v0x1c75540_0, 4, 1;
L_0x1c7f3e0 .part v0x1c75540_0, 7, 1;
L_0x1c7f770 .part v0x1c75540_0, 8, 1;
L_0x1c7f880 .part v0x1c75540_0, 9, 1;
L_0x1c7ff90 .part v0x1c75540_0, 0, 1;
L_0x1c805d0 .part v0x1c75540_0, 8, 1;
L_0x1c80930 .part v0x1c75540_0, 9, 1;
L_0x1c80c90 .part v0x1c75540_0, 1, 1;
L_0x1c80e60 .part v0x1c75540_0, 2, 1;
L_0x1c810c0 .part v0x1c75540_0, 3, 1;
L_0x1c81230 .part v0x1c75540_0, 4, 1;
L_0x1c814a0 .part v0x1c75540_0, 6, 1;
L_0x1c818c0 .part v0x1c75540_0, 5, 1;
L_0x1c81c10 .part v0x1c75540_0, 6, 1;
L_0x1c81e10 .part v0x1c75540_0, 7, 1;
L_0x1c826d0 .part v0x1c75540_0, 5, 1;
LS_0x1c81cb0_0_0 .concat8 [ 1 1 1 1], L_0x1c7fe80, L_0x1c80a90, L_0x1c80da0, L_0x1c80f00;
LS_0x1c81cb0_0_4 .concat8 [ 1 1 1 1], L_0x1c80d30, L_0x1c81690, L_0x1c819d0, L_0x1c82470;
LS_0x1c81cb0_0_8 .concat8 [ 1 1 0 0], L_0x1c82890, L_0x1c82fa0;
L_0x1c81cb0 .concat8 [ 4 4 2 0], LS_0x1c81cb0_0_0, LS_0x1c81cb0_0_4, LS_0x1c81cb0_0_8;
L_0x1c82dd0 .part v0x1c75540_0, 6, 1;
L_0x1c83270 .part v0x1c75540_0, 8, 1;
L_0x1c83310 .part v0x1c75540_0, 9, 1;
L_0x1c835e0 .part v0x1c75540_0, 7, 1;
S_0x1c7a3c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1c10b60;
 .timescale -12 -12;
E_0x1bf2a20 .event anyedge, v0x1c7b250_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c7b250_0;
    %nor/r;
    %assign/vec4 v0x1c7b250_0, 0;
    %wait E_0x1bf2a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c73f60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c75070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c75150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c75480_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1c75600_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1c73f60;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0c830;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1c0beb0;
    %load/vec4 v0x1c75600_0;
    %load/vec4 v0x1c753c0_0;
    %load/vec4 v0x1c752b0_0;
    %xor;
    %or;
    %assign/vec4 v0x1c75600_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1c73f60;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1c75540_0, 0;
    %wait E_0x1c0c5e0;
    %fork t_1, S_0x1c741a0;
    %jmp t_0;
    .scope S_0x1c741a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c743e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c743e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c0beb0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1c743e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c75540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c75210_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c743e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c743e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c73f60;
t_0 %join;
    %fork t_3, S_0x1c744e0;
    %jmp t_2;
    .scope S_0x1c744e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c746e0_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1c746e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1c0beb0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1c746e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c75540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c75210_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c746e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c746e0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1c73f60;
t_2 %join;
    %wait E_0x1c0c5e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c74d60;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0beb0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c75540_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c75210_0, 0;
    %load/vec4 v0x1c756c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c75480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c75480_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c75070_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0beb0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1c75540_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c75210_0, 0;
    %load/vec4 v0x1c756c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c75070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c75070_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1c75480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1c75070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c75150_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0beb0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1c75540_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c75210_0, 0;
    %load/vec4 v0x1c756c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c75150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c75150_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1c75480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1c75150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1c75480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1c75070_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1c75150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1c747c0;
    %jmp t_4;
    .scope S_0x1c747c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c749a0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1c749a0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1c75600_0;
    %load/vec4 v0x1c749a0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1c749a0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c749a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c749a0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1c73f60;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c10b60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7ab70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7b250_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c10b60;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c7ab70_0;
    %inv;
    %store/vec4 v0x1c7ab70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c10b60;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c74f90_0, v0x1c7b3c0_0, v0x1c7ac10_0, v0x1c7b110_0, v0x1c7ad50_0, v0x1c7acb0_0, v0x1c7af00_0, v0x1c7ae60_0, v0x1c7b040_0, v0x1c7afa0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c10b60;
T_9 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c10b60;
T_10 ;
    %wait E_0x1c0beb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c7b1b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
    %load/vec4 v0x1c7b2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c7b1b0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c7ad50_0;
    %load/vec4 v0x1c7ad50_0;
    %load/vec4 v0x1c7acb0_0;
    %xor;
    %load/vec4 v0x1c7ad50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c7af00_0;
    %load/vec4 v0x1c7af00_0;
    %load/vec4 v0x1c7ae60_0;
    %xor;
    %load/vec4 v0x1c7af00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1c7b040_0;
    %load/vec4 v0x1c7b040_0;
    %load/vec4 v0x1c7afa0_0;
    %xor;
    %load/vec4 v0x1c7b040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1c7b1b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7b1b0_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/fsm_onehot/iter3/response2/top_module.sv";
