{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597740168272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597740168272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 01:42:48 2020 " "Processing started: Tue Aug 18 01:42:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597740168272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740168272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape " "Command: quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740168273 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597740168325 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597740168325 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ethernet.qip " "Tcl Script File ethernet.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ethernet.qip " "set_global_assignment -name QIP_FILE ethernet.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597740168325 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597740168325 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ethernet.sip " "Tcl Script File ethernet.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE ethernet.sip " "set_global_assignment -name SIP_FILE ethernet.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597740168325 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597740168325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597740168485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597740168485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatape.v 1 1 " "Found 1 design units, including 1 entities, in source file datatape.v" { { "Info" "ISGN_ENTITY_NAME" "1 datatape " "Found entity 1: datatape" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/video_in.v " "Can't analyze file -- file output_files/video_in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597740172777 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "composite+in.v " "Can't analyze file -- file composite+in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597740172777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_90.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_90.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_90 " "Found entity 1: pll_90" {  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "/home/caden/github/datatape/ethernet.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_90 datatape.v(105) " "Verilog HDL Implicit Net warning at datatape.v(105): created implicit net for \"clock_90\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datatape " "Elaborating entity \"datatape\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597740172818 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG datatape.v(11) " "Output port \"LEDG\" at datatape.v(11) has no driver" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597740172818 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR datatape.v(12) " "Output port \"LEDR\" at datatape.v(12) has no driver" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597740172818 "|datatape"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_ntsc.v 1 1 " "Using design file pll_ntsc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ntsc " "Found entity 1: pll_ntsc" {  } { { "pll_ntsc.v" "" { Text "/home/caden/github/datatape/pll_ntsc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ntsc pll_ntsc:pll0 " "Elaborating entity \"pll_ntsc\" for hierarchy \"pll_ntsc:pll0\"" {  } { { "datatape.v" "pll0" { Text "/home/caden/github/datatape/datatape.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ntsc:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ntsc:pll0\|altpll:altpll_component\"" {  } { { "pll_ntsc.v" "altpll_component" { Text "/home/caden/github/datatape/pll_ntsc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ntsc:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ntsc:pll0\|altpll:altpll_component\"" {  } { { "pll_ntsc.v" "" { Text "/home/caden/github/datatape/pll_ntsc.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ntsc:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll_ntsc:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6293761 " "Parameter \"clk0_multiply_by\" = \"6293761\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ntsc " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ntsc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172841 ""}  } { { "pll_ntsc.v" "" { Text "/home/caden/github/datatape/pll_ntsc.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740172841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ntsc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ntsc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ntsc_altpll " "Found entity 1: pll_ntsc_altpll" {  } { { "db/pll_ntsc_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_ntsc_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ntsc_altpll pll_ntsc:pll0\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated " "Elaborating entity \"pll_ntsc_altpll\" for hierarchy \"pll_ntsc:pll0\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_90 pll_90:pll1 " "Elaborating entity \"pll_90\" for hierarchy \"pll_90:pll1\"" {  } { { "datatape.v" "pll1" { Text "/home/caden/github/datatape/datatape.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_90:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_90:pll1\|altpll:altpll_component\"" {  } { { "pll_90.v" "altpll_component" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_90:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_90:pll1\|altpll:altpll_component\"" {  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_90:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll_90:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_90 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172883 ""}  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740172883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_90_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_90_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_90_altpll " "Found entity 1: pll_90_altpll" {  } { { "db/pll_90_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_90_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_90_altpll pll_90:pll1\|altpll:altpll_component\|pll_90_altpll:auto_generated " "Elaborating entity \"pll_90_altpll\" for hierarchy \"pll_90:pll1\|altpll:altpll_component\|pll_90_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125 pll_125:pll2 " "Elaborating entity \"pll_125\" for hierarchy \"pll_125:pll2\"" {  } { { "datatape.v" "pll2" { Text "/home/caden/github/datatape/datatape.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_125:pll2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_125:pll2\|altpll:altpll_component\"" {  } { { "pll_125.v" "altpll_component" { Text "/home/caden/github/datatape/pll_125.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_125:pll2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_125:pll2\|altpll:altpll_component\"" {  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_125:pll2\|altpll:altpll_component " "Instantiated megafunction \"pll_125:pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_125 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172924 ""}  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740172924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_125_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_125_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_altpll " "Found entity 1: pll_125_altpll" {  } { { "db/pll_125_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_125_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125_altpll pll_125:pll2\|altpll:altpll_component\|pll_125_altpll:auto_generated " "Elaborating entity \"pll_125_altpll\" for hierarchy \"pll_125:pll2\|altpll:altpll_component\|pll_125_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_out.v 1 1 " "Using design file video_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_out " "Found entity 1: video_out" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_out video_out:out " "Elaborating entity \"video_out\" for hierarchy \"video_out:out\"" {  } { { "datatape.v" "out" { Text "/home/caden/github/datatape/datatape.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_out.v(56) " "Verilog HDL assignment warning at video_out.v(56): truncated value with size 32 to match size of target (16)" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172958 "|datatape|video_out:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_out.v(321) " "Verilog HDL assignment warning at video_out.v(321): truncated value with size 32 to match size of target (16)" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172958 "|datatape|video_out:out"}
{ "Warning" "WSGN_SEARCH_FILE" "video_in.v 1 1 " "Using design file video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_in " "Found entity 1: video_in" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_in video_in:in " "Elaborating entity \"video_in\" for hierarchy \"video_in:in\"" {  } { { "datatape.v" "in" { Text "/home/caden/github/datatape/datatape.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_sample video_in.v(44) " "Verilog HDL or VHDL warning at video_in.v(44): object \"final_sample\" assigned a value but never read" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740172962 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_in.v(68) " "Verilog HDL assignment warning at video_in.v(68): truncated value with size 32 to match size of target (8)" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172962 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_in.v(82) " "Verilog HDL assignment warning at video_in.v(82): truncated value with size 32 to match size of target (8)" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172962 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_in.v(164) " "Verilog HDL assignment warning at video_in.v(164): truncated value with size 32 to match size of target (1)" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172962 "|datatape|video_in:in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethernet ethernet:eth0 " "Elaborating entity \"ethernet\" for hierarchy \"ethernet:eth0\"" {  } { { "datatape.v" "eth0" { Text "/home/caden/github/datatape/datatape.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_mac_1g_rgmii_fifo.v 1 1 " "Using design file eth_mac_1g_rgmii_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "eth_mac_1g_rgmii_fifo.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii_fifo ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst " "Elaborating entity \"eth_mac_1g_rgmii_fifo\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\"" {  } { { "ethernet.v" "eth_mac_inst" { Text "/home/caden/github/datatape/ethernet.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172966 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style eth_mac_1g_rgmii.v(111) " "Unrecognized synthesis attribute \"srl_style\" at eth_mac_1g_rgmii.v(111)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 111 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172968 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style eth_mac_1g_rgmii.v(118) " "Unrecognized synthesis attribute \"srl_style\" at eth_mac_1g_rgmii.v(118)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 118 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172968 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style eth_mac_1g_rgmii.v(132) " "Unrecognized synthesis attribute \"srl_style\" at eth_mac_1g_rgmii.v(132)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740172968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_mac_1g_rgmii.v 1 1 " "Using design file eth_mac_1g_rgmii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst " "Elaborating entity \"eth_mac_1g_rgmii\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\"" {  } { { "eth_mac_1g_rgmii_fifo.v" "eth_mac_1g_rgmii_inst" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_mac_1g_rgmii.v(149) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(149): truncated value with size 32 to match size of target (7)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172969 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_mac_1g_rgmii.v(152) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(152): truncated value with size 32 to match size of target (2)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172969 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "rgmii_phy_if.v 1 1 " "Using design file rgmii_phy_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_phy_if ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst " "Elaborating entity \"rgmii_phy_if\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\"" {  } { { "eth_mac_1g_rgmii.v" "rgmii_phy_if_inst" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgmii_tx_clk_rise rgmii_phy_if.v(111) " "Verilog HDL or VHDL warning at rgmii_phy_if.v(111): object \"rgmii_tx_clk_rise\" assigned a value but never read" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740172972 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(128) " "Verilog HDL assignment warning at rgmii_phy_if.v(128): truncated value with size 32 to match size of target (6)" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172972 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(143) " "Verilog HDL assignment warning at rgmii_phy_if.v(143): truncated value with size 32 to match size of target (6)" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740172972 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ssio_ddr_in.v 1 1 " "Using design file ssio_ddr_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "ssio_ddr_in.v" "" { Text "/home/caden/github/datatape/ssio_ddr_in.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssio_ddr_in ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst " "Elaborating entity \"ssio_ddr_in\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\"" {  } { { "rgmii_phy_if.v" "rx_ssio_ddr_inst" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "iddr.v 1 1 " "Using design file iddr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "iddr.v" "" { Text "/home/caden/github/datatape/iddr.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740172975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740172975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iddr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst " "Elaborating entity \"iddr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\"" {  } { { "ssio_ddr_in.v" "data_iddr_inst" { Text "/home/caden/github/datatape/ssio_ddr_in.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborating entity \"altddio_in\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "iddr.v" "altddio_in_inst" { Text "/home/caden/github/datatape/iddr.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "iddr.v" "" { Text "/home/caden/github/datatape/iddr.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740172981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740172981 ""}  } { { "iddr.v" "" { Text "/home/caden/github/datatape/iddr.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740172981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_b2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_b2d " "Found entity 1: ddio_in_b2d" {  } { { "db/ddio_in_b2d.tdf" "" { Text "/home/caden/github/datatape/db/ddio_in_b2d.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740173008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_b2d ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated " "Elaborating entity \"ddio_in_b2d\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173008 ""}
{ "Warning" "WSGN_SEARCH_FILE" "oddr.v 1 1 " "Using design file oddr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\"" {  } { { "rgmii_phy_if.v" "clk_oddr_inst" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "altddio_out_inst" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740173017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740173017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740173017 ""}  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740173017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_86d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_86d " "Found entity 1: ddio_out_86d" {  } { { "db/ddio_out_86d.tdf" "" { Text "/home/caden/github/datatape/db/ddio_out_86d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740173043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_86d ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated " "Elaborating entity \"ddio_out_86d\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\"" {  } { { "rgmii_phy_if.v" "data_oddr_inst" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "altddio_out_inst" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740173047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740173047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740173047 ""}  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740173047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_c6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_c6d " "Found entity 1: ddio_out_c6d" {  } { { "db/ddio_out_c6d.tdf" "" { Text "/home/caden/github/datatape/db/ddio_out_c6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740173073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_c6d ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated " "Elaborating entity \"ddio_out_c6d\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_mac_1g.v 1 1 " "Using design file eth_mac_1g.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "eth_mac_1g.v" "" { Text "/home/caden/github/datatape/eth_mac_1g.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst " "Elaborating entity \"eth_mac_1g\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\"" {  } { { "eth_mac_1g_rgmii.v" "eth_mac_1g_inst" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "axis_gmii_rx.v 1 1 " "Using design file axis_gmii_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "axis_gmii_rx.v" "" { Text "/home/caden/github/datatape/axis_gmii_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173079 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_rx ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst " "Elaborating entity \"axis_gmii_rx\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\"" {  } { { "eth_mac_1g.v" "axis_gmii_rx_inst" { Text "/home/caden/github/datatape/eth_mac_1g.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 1 axis_gmii_rx.v(138) " "Verilog HDL assignment warning at axis_gmii_rx.v(138): truncated value with size 97 to match size of target (1)" {  } { { "axis_gmii_rx.v" "" { Text "/home/caden/github/datatape/axis_gmii_rx.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173081 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.v 1 1 " "Using design file lfsr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/caden/github/datatape/lfsr.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(366) " "Verilog HDL Parameter Declaration warning at lfsr.v(366): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lfsr.v" "" { Text "/home/caden/github/datatape/lfsr.v" 366 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8 " "Elaborating entity \"lfsr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8\"" {  } { { "axis_gmii_rx.v" "eth_crc_8" { Text "/home/caden/github/datatape/axis_gmii_rx.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lfsr.v(270) " "Verilog HDL assignment warning at lfsr.v(270): truncated value with size 32 to match size of target (8)" {  } { { "lfsr.v" "" { Text "/home/caden/github/datatape/lfsr.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173086 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8"}
{ "Warning" "WSGN_SEARCH_FILE" "axis_gmii_tx.v 1 1 " "Using design file axis_gmii_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "axis_gmii_tx.v" "" { Text "/home/caden/github/datatape/axis_gmii_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_tx ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst " "Elaborating entity \"axis_gmii_tx\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst\"" {  } { { "eth_mac_1g.v" "axis_gmii_tx_inst" { Text "/home/caden/github/datatape/eth_mac_1g.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axis_gmii_tx.v(147) " "Verilog HDL assignment warning at axis_gmii_tx.v(147): truncated value with size 32 to match size of target (16)" {  } { { "axis_gmii_tx.v" "" { Text "/home/caden/github/datatape/axis_gmii_tx.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173091 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "axis_gmii_tx.v(335) " "Verilog HDL Case Statement warning at axis_gmii_tx.v(335): incomplete case statement has no default case item" {  } { { "axis_gmii_tx.v" "" { Text "/home/caden/github/datatape/axis_gmii_tx.v" 335 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597740173091 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "axis_async_fifo_adapter.v 1 1 " "Using design file axis_async_fifo_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(121) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(121): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(122) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(122): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(125) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(125): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(126) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(126): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 126 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(128) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(128): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(130) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(130): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 130 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\"" {  } { { "eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "axis_async_fifo.v 1 1 " "Using design file axis_async_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(118) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(118): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis_async_fifo_adapter.v" "fifo_inst" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(327) " "Verilog HDL assignment warning at axis_async_fifo.v(327): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173100 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(338) " "Verilog HDL assignment warning at axis_async_fifo.v(338): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173100 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(487) " "Verilog HDL assignment warning at axis_async_fifo.v(487): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173100 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\"" {  } { { "eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis_async_fifo_adapter.v" "fifo_inst" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(327) " "Verilog HDL assignment warning at axis_async_fifo.v(327): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173103 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(338) " "Verilog HDL assignment warning at axis_async_fifo.v(338): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173103 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(487) " "Verilog HDL assignment warning at axis_async_fifo.v(487): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173103 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "eth_axis_rx.v 1 1 " "Using design file eth_axis_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173106 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(78) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(78): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173106 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173106 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_rx ethernet:eth0\|eth_axis_rx:eth_axis_rx_inst " "Elaborating entity \"eth_axis_rx\" for hierarchy \"ethernet:eth0\|eth_axis_rx:eth_axis_rx_inst\"" {  } { { "ethernet.v" "eth_axis_rx_inst" { Text "/home/caden/github/datatape/ethernet.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_axis_tvalid eth_axis_rx.v(131) " "Verilog HDL or VHDL warning at eth_axis_rx.v(131): object \"shift_axis_tvalid\" assigned a value but never read" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740173109 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 eth_axis_rx.v(124) " "Verilog HDL assignment warning at eth_axis_rx.v(124): truncated value with size 64 to match size of target (8)" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173109 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 eth_axis_rx.v(125) " "Verilog HDL assignment warning at eth_axis_rx.v(125): truncated value with size 8 to match size of target (1)" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173109 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_rx.v(211) " "Verilog HDL assignment warning at eth_axis_rx.v(211): truncated value with size 32 to match size of target (4)" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173109 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "eth_axis_tx.v 1 1 " "Using design file eth_axis_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(77) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(77): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_tx ethernet:eth0\|eth_axis_tx:eth_axis_tx_inst " "Elaborating entity \"eth_axis_tx\" for hierarchy \"ethernet:eth0\|eth_axis_tx:eth_axis_tx_inst\"" {  } { { "ethernet.v" "eth_axis_tx_inst" { Text "/home/caden/github/datatape/ethernet.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_eth_payload_axis_tvalid eth_axis_tx.v(132) " "Verilog HDL or VHDL warning at eth_axis_tx.v(132): object \"shift_eth_payload_axis_tvalid\" assigned a value but never read" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740173114 "|datatape|ethernet:eth0|eth_axis_tx:eth_axis_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_tx.v(228) " "Verilog HDL assignment warning at eth_axis_tx.v(228): truncated value with size 32 to match size of target (4)" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173114 "|datatape|ethernet:eth0|eth_axis_tx:eth_axis_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "udp_complete.v 1 1 " "Using design file udp_complete.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "udp_complete.v" "" { Text "/home/caden/github/datatape/udp_complete.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_complete ethernet:eth0\|udp_complete:udp_complete_inst " "Elaborating entity \"udp_complete\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\"" {  } { { "ethernet.v" "udp_complete_inst" { Text "/home/caden/github/datatape/ethernet.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173117 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "udp_complete.v(36) " "Verilog HDL error at udp_complete.v(36): constant value overflow" {  } { { "udp_complete.v" "" { Text "/home/caden/github/datatape/udp_complete.v" 36 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1597740173120 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_arb_mux.v 1 1 " "Using design file ip_arb_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "ip_arb_mux.v" "" { Text "/home/caden/github/datatape/ip_arb_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173122 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(114) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(114): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ip_arb_mux.v" "" { Text "/home/caden/github/datatape/ip_arb_mux.v" 114 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_arb_mux ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst " "Elaborating entity \"ip_arb_mux\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\"" {  } { { "udp_complete.v" "ip_arb_mux_inst" { Text "/home/caden/github/datatape/udp_complete.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_s_tready ip_arb_mux.v(181) " "Verilog HDL or VHDL warning at ip_arb_mux.v(181): object \"current_s_tready\" assigned a value but never read" {  } { { "ip_arb_mux.v" "" { Text "/home/caden/github/datatape/ip_arb_mux.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740173128 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arbiter.v 1 1 " "Using design file arbiter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.v" "" { Text "/home/caden/github/datatape/arbiter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst " "Elaborating entity \"arbiter\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\"" {  } { { "ip_arb_mux.v" "arb_inst" { Text "/home/caden/github/datatape/ip_arb_mux.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder.v 1 1 " "Using design file priority_encoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(46) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(46): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\|priority_encoder:priority_encoder_inst " "Elaborating entity \"priority_encoder\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\|priority_encoder:priority_encoder_inst\"" {  } { { "arbiter.v" "priority_encoder_inst" { Text "/home/caden/github/datatape/arbiter.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 priority_encoder.v(96) " "Verilog HDL assignment warning at priority_encoder.v(96): truncated value with size 32 to match size of target (2)" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173133 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_complete.v 1 1 " "Using design file ip_complete.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "ip_complete.v" "" { Text "/home/caden/github/datatape/ip_complete.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_complete ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst " "Elaborating entity \"ip_complete\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\"" {  } { { "udp_complete.v" "ip_complete_inst" { Text "/home/caden/github/datatape/udp_complete.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_arb_mux.v 1 1 " "Using design file eth_arb_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "eth_arb_mux.v" "" { Text "/home/caden/github/datatape/eth_arb_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(88) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(88): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_arb_mux.v" "" { Text "/home/caden/github/datatape/eth_arb_mux.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_arb_mux ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|eth_arb_mux:eth_arb_mux_inst " "Elaborating entity \"eth_arb_mux\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|eth_arb_mux:eth_arb_mux_inst\"" {  } { { "ip_complete.v" "eth_arb_mux_inst" { Text "/home/caden/github/datatape/ip_complete.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_s_tready eth_arb_mux.v(129) " "Verilog HDL or VHDL warning at eth_arb_mux.v(129): object \"current_s_tready\" assigned a value but never read" {  } { { "eth_arb_mux.v" "" { Text "/home/caden/github/datatape/eth_arb_mux.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740173145 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip.v 1 1 " "Using design file ip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "/home/caden/github/datatape/ip.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst " "Elaborating entity \"ip\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\"" {  } { { "ip_complete.v" "ip_inst" { Text "/home/caden/github/datatape/ip_complete.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_eth_rx.v 1 1 " "Using design file ip_eth_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_rx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_rx:ip_eth_rx_inst " "Elaborating entity \"ip_eth_rx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_rx:ip_eth_rx_inst\"" {  } { { "ip.v" "ip_eth_rx_inst" { Text "/home/caden/github/datatape/ip.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 ip_eth_rx.v(280) " "Verilog HDL assignment warning at ip_eth_rx.v(280): truncated value with size 16 to match size of target (6)" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173158 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_rx.v(296) " "Verilog HDL assignment warning at ip_eth_rx.v(296): truncated value with size 32 to match size of target (16)" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173158 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_rx.v(309) " "Verilog HDL Case Statement warning at ip_eth_rx.v(309): incomplete case statement has no default case item" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 309 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597740173158 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_eth_tx.v 1 1 " "Using design file ip_eth_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "ip_eth_tx.v" "" { Text "/home/caden/github/datatape/ip_eth_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_tx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_tx:ip_eth_tx_inst " "Elaborating entity \"ip_eth_tx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_tx:ip_eth_tx_inst\"" {  } { { "ip.v" "ip_eth_tx_inst" { Text "/home/caden/github/datatape/ip.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_tx.v(229) " "Verilog HDL assignment warning at ip_eth_tx.v(229): truncated value with size 32 to match size of target (16)" {  } { { "ip_eth_tx.v" "" { Text "/home/caden/github/datatape/ip_eth_tx.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173164 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_tx.v(235) " "Verilog HDL Case Statement warning at ip_eth_tx.v(235): incomplete case statement has no default case item" {  } { { "ip_eth_tx.v" "" { Text "/home/caden/github/datatape/ip_eth_tx.v" 235 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597740173164 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp.v 1 1 " "Using design file arp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "arp.v" "" { Text "/home/caden/github/datatape/arp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst " "Elaborating entity \"arp\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\"" {  } { { "ip_complete.v" "arp_inst" { Text "/home/caden/github/datatape/ip_complete.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 arp.v(348) " "Verilog HDL assignment warning at arp.v(348): truncated value with size 32 to match size of target (6)" {  } { { "arp.v" "" { Text "/home/caden/github/datatape/arp.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173173 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 arp.v(375) " "Verilog HDL assignment warning at arp.v(375): truncated value with size 32 to match size of target (6)" {  } { { "arp.v" "" { Text "/home/caden/github/datatape/arp.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173173 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp_eth_rx.v 1 1 " "Using design file arp_eth_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(87): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_eth_rx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_rx:arp_eth_rx_inst " "Elaborating entity \"arp_eth_rx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_rx:arp_eth_rx_inst\"" {  } { { "arp.v" "arp_eth_rx_inst" { Text "/home/caden/github/datatape/arp.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arp_eth_rx.v(211) " "Verilog HDL assignment warning at arp_eth_rx.v(211): truncated value with size 32 to match size of target (5)" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173180 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp_eth_tx.v 1 1 " "Using design file arp_eth_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173182 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(83) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(83): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173182 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173182 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_eth_tx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_tx:arp_eth_tx_inst " "Elaborating entity \"arp_eth_tx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_tx:arp_eth_tx_inst\"" {  } { { "arp.v" "arp_eth_tx_inst" { Text "/home/caden/github/datatape/arp.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arp_eth_tx.v(186) " "Verilog HDL assignment warning at arp_eth_tx.v(186): truncated value with size 32 to match size of target (5)" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173186 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp_cache.v 1 1 " "Using design file arp_cache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "arp_cache.v" "" { Text "/home/caden/github/datatape/arp_cache.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_cache ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst " "Elaborating entity \"arp_cache\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\"" {  } { { "arp.v" "arp_cache_inst" { Text "/home/caden/github/datatape/arp.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 arp_cache.v(196) " "Verilog HDL assignment warning at arp_cache.v(196): truncated value with size 32 to match size of target (9)" {  } { { "arp_cache.v" "" { Text "/home/caden/github/datatape/arp_cache.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173191 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|lfsr:rd_hash " "Elaborating entity \"lfsr\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|lfsr:rd_hash\"" {  } { { "arp_cache.v" "rd_hash" { Text "/home/caden/github/datatape/arp_cache.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "udp.v 1 1 " "Using design file udp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "udp.v" "" { Text "/home/caden/github/datatape/udp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\"" {  } { { "udp_complete.v" "udp_inst" { Text "/home/caden/github/datatape/udp_complete.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173196 ""}
{ "Warning" "WSGN_SEARCH_FILE" "udp_ip_rx.v 1 1 " "Using design file udp_ip_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "udp_ip_rx.v" "" { Text "/home/caden/github/datatape/udp_ip_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_rx ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_rx:udp_ip_rx_inst " "Elaborating entity \"udp_ip_rx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_rx:udp_ip_rx_inst\"" {  } { { "udp.v" "udp_ip_rx_inst" { Text "/home/caden/github/datatape/udp.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "udp_checksum_gen.v 1 1 " "Using design file udp_checksum_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173208 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(141) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(141): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_checksum_gen ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst " "Elaborating entity \"udp_checksum_gen\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\"" {  } { { "udp.v" "udp_checksum_gen_inst" { Text "/home/caden/github/datatape/udp.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_udp_payload_axis_tready_reg udp_checksum_gen.v(182) " "Verilog HDL or VHDL warning at udp_checksum_gen.v(182): object \"s_udp_payload_axis_tready_reg\" assigned a value but never read" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597740173215 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(343) " "Verilog HDL assignment warning at udp_checksum_gen.v(343): truncated value with size 32 to match size of target (4)" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173215 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(391) " "Verilog HDL assignment warning at udp_checksum_gen.v(391): truncated value with size 32 to match size of target (4)" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173215 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_checksum_gen.v(494) " "Verilog HDL assignment warning at udp_checksum_gen.v(494): truncated value with size 32 to match size of target (16)" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173215 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "checksum_part udp_checksum_gen.v(435) " "Verilog HDL Always Construct warning at udp_checksum_gen.v(435): inferring latch(es) for variable \"checksum_part\", which holds its previous value in one or more paths through the always construct" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 435 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597740173215 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "axis_fifo.v 1 1 " "Using design file axis_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173217 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(111) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(111): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 111 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597740173217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\"" {  } { { "udp_checksum_gen.v" "payload_fifo" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(220) " "Verilog HDL assignment warning at axis_fifo.v(220): truncated value with size 32 to match size of target (12)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173218 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(294) " "Verilog HDL assignment warning at axis_fifo.v(294): truncated value with size 32 to match size of target (12)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173218 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Warning" "WSGN_SEARCH_FILE" "udp_ip_tx.v 1 1 " "Using design file udp_ip_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "udp_ip_tx.v" "" { Text "/home/caden/github/datatape/udp_ip_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740173221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597740173221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_tx ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_tx:udp_ip_tx_inst " "Elaborating entity \"udp_ip_tx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_tx:udp_ip_tx_inst\"" {  } { { "udp.v" "udp_ip_tx_inst" { Text "/home/caden/github/datatape/udp.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_ip_tx.v(392) " "Verilog HDL assignment warning at udp_ip_tx.v(392): truncated value with size 32 to match size of target (16)" {  } { { "udp_ip_tx.v" "" { Text "/home/caden/github/datatape/udp_ip_tx.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173224 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo ethernet:eth0\|axis_fifo:udp_payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"ethernet:eth0\|axis_fifo:udp_payload_fifo\"" {  } { { "ethernet.v" "udp_payload_fifo" { Text "/home/caden/github/datatape/ethernet.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740173225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 axis_fifo.v(220) " "Verilog HDL assignment warning at axis_fifo.v(220): truncated value with size 32 to match size of target (14)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173226 "|datatape|ethernet:eth0|axis_fifo:udp_payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 axis_fifo.v(294) " "Verilog HDL assignment warning at axis_fifo.v(294): truncated value with size 32 to match size of target (14)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597740173226 "|datatape|ethernet:eth0|axis_fifo:udp_payload_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pll_rst\[0\] " "Net \"pll_rst\[0\]\" is missing source, defaulting to GND" {  } { { "datatape.v" "pll_rst\[0\]" { Text "/home/caden/github/datatape/datatape.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597740173880 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1597740173880 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_90:pll1\|altpll:altpll_component\|pll_90_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_90:pll1\|altpll:altpll_component\|pll_90_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_90_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_90_altpll.v" 81 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } } { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740174163 "|datatape|pll_90:pll1|altpll:altpll_component|pll_90_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1597740174163 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1597740174163 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred RAM node \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1597740175074 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1597740175075 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|valid_mem " "RAM logic \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|valid_mem\" is uninferred due to asynchronous read logic" {  } { { "arp_cache.v" "valid_mem" { Text "/home/caden/github/datatape/arp_cache.v" 79 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1597740175075 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|ip_addr_mem " "RAM logic \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|ip_addr_mem\" is uninferred due to asynchronous read logic" {  } { { "arp_cache.v" "ip_addr_mem" { Text "/home/caden/github/datatape/arp_cache.v" 80 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1597740175075 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1597740175075 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|mac_addr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|mac_addr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datatape.ram2_arp_cache_66ab044a.hdl.mif " "Parameter INIT_FILE set to db/datatape.ram2_arp_cache_66ab044a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597740177162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597740177162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1597740177162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740177182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177182 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740177182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3h1 " "Found entity 1: altsyncram_e3h1" {  } { { "db/altsyncram_e3h1.tdf" "" { Text "/home/caden/github/datatape/db/altsyncram_e3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740177211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740177211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740177216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740177216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49d1 " "Found entity 1: altsyncram_49d1" {  } { { "db/altsyncram_49d1.tdf" "" { Text "/home/caden/github/datatape/db/altsyncram_49d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740177244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740177244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0 " "Elaborated megafunction instantiation \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740177249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0 " "Instantiated megafunction \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/datatape.ram2_arp_cache_66ab044a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/datatape.ram2_arp_cache_66ab044a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597740177250 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597740177250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sl1 " "Found entity 1: altsyncram_3sl1" {  } { { "db/altsyncram_3sl1.tdf" "" { Text "/home/caden/github/datatape/db/altsyncram_3sl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597740177283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740177283 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597740177534 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 247 -1 0 } } { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 175 -1 0 } } { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 174 -1 0 } } { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 176 -1 0 } } { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 178 -1 0 } } { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 177 -1 0 } } { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 258 -1 0 } } { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 173 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1597740177590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1597740177590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597740178479 "|datatape|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597740178479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597740178610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16874 " "16874 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597740180411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597740180954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597740180954 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597740181418 "|datatape|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1597740181418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3986 " "Implemented 3986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597740181419 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597740181419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3812 " "Implemented 3812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597740181419 ""} { "Info" "ICUT_CUT_TM_RAMS" "67 " "Implemented 67 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1597740181419 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1597740181419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597740181419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597740181455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 01:43:01 2020 " "Processing ended: Tue Aug 18 01:43:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597740181455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597740181455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597740181455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597740181455 ""}
