
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F4)
	S5= DCache[FU(base)+{16{offset[15]},offset}]=a              Premise(F5)
	S6= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F6)

IF	S7= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S8= PC.Out=addr                                             PC-Out(S1)
	S9= CP0.ASID=>IMMU.PID                                      Premise(F7)
	S10= IMMU.PID=pid                                           Path(S7,S9)
	S11= PC.Out=>IMMU.IEA                                       Premise(F8)
	S12= IMMU.IEA=addr                                          Path(S8,S11)
	S13= IMMU.Addr={pid,addr}                                   IMMU-Search(S10,S12)
	S14= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S10,S12)
	S15= IMMU.Addr=>IAddrReg.In                                 Premise(F9)
	S16= IAddrReg.In={pid,addr}                                 Path(S13,S15)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F10)
	S18= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S14,S17)
	S19= PC.Out=>ICache.IEA                                     Premise(F11)
	S20= ICache.IEA=addr                                        Path(S8,S19)
	S21= ICache.Hit=ICacheHit(addr)                             ICache-Search(S20)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F12)
	S23= ICache.Out=>ICacheReg.In                               Premise(F13)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S21,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F15)
	S27= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F16)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F20)
	S32= FU.ICacheHit=ICacheHit(addr)                           Path(S21,S31)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S34= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S35= CtrlASIDIn=0                                           Premise(F23)
	S36= CtrlCP0=0                                              Premise(F24)
	S37= CP0[ASID]=pid                                          CP0-Hold(S0,S36)
	S38= CtrlEPCIn=0                                            Premise(F25)
	S39= CtrlExCodeIn=0                                         Premise(F26)
	S40= CtrlIMMU=0                                             Premise(F27)
	S41= CtrlPC=0                                               Premise(F28)
	S42= CtrlPCInc=0                                            Premise(F29)
	S43= PC[Out]=addr                                           PC-Hold(S1,S41,S42)
	S44= CtrlIAddrReg=1                                         Premise(F30)
	S45= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S16,S44)
	S46= CtrlICache=0                                           Premise(F31)
	S47= CtrlIR_IMMU=1                                          Premise(F32)
	S48= CtrlICacheReg=1                                        Premise(F33)
	S49= CtrlIR_ID=0                                            Premise(F34)
	S50= CtrlIMem=0                                             Premise(F35)
	S51= IMem[{pid,addr}]={35,rS,rT,offset}                     IMem-Hold(S2,S50)
	S52= CtrlIRMux=0                                            Premise(F36)
	S53= CtrlGPR=0                                              Premise(F37)
	S54= GPR[rS]=base                                           GPR-Hold(S3,S53)
	S55= CtrlA_EX=0                                             Premise(F38)
	S56= CtrlB_EX=0                                             Premise(F39)
	S57= CtrlIR_EX=0                                            Premise(F40)
	S58= CtrlALUOut_MEM=0                                       Premise(F41)
	S59= CtrlIR_MEM=0                                           Premise(F42)
	S60= CtrlDMMU=0                                             Premise(F43)
	S61= CtrlDAddrReg_DMMU1=0                                   Premise(F44)
	S62= CtrlDCache=0                                           Premise(F45)
	S63= DCache[FU(base)+{16{offset[15]},offset}]=a             DCache-Hold(S5,S62)
	S64= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S6,S62)
	S65= CtrlDR_DMMU1=0                                         Premise(F46)
	S66= CtrlDCacheReg=0                                        Premise(F47)
	S67= CtrlIR_DMMU1=0                                         Premise(F48)
	S68= CtrlIR_WB=0                                            Premise(F49)
	S69= CtrlA_MEM=0                                            Premise(F50)
	S70= CtrlA_WB=0                                             Premise(F51)
	S71= CtrlB_MEM=0                                            Premise(F52)
	S72= CtrlB_WB=0                                             Premise(F53)
	S73= CtrlALUOut_DMMU1=0                                     Premise(F54)
	S74= CtrlALUOut_WB=0                                        Premise(F55)
	S75= CtrlDR_WB=0                                            Premise(F56)
	S76= CtrlDAddrReg_MEM=0                                     Premise(F57)
	S77= CtrlDAddrReg_WB=0                                      Premise(F58)
	S78= CtrlDR_DMMU2=0                                         Premise(F59)
	S79= CtrlDMem=0                                             Premise(F60)
	S80= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S4,S79)
	S81= CtrlDMem8Word=0                                        Premise(F61)
	S82= CtrlIR_DMMU2=0                                         Premise(F62)
	S83= CtrlALUOut_DMMU2=0                                     Premise(F63)
	S84= CtrlDAddrReg_DMMU2=0                                   Premise(F64)

IF(IMMU)	S85= CP0.ASID=pid                                           CP0-Read-ASID(S37)
	S86= PC.Out=addr                                            PC-Out(S43)
	S87= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S45)
	S88= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S45)
	S89= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S45)
	S90= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F65)
	S91= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F66)
	S92= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F67)
	S93= IAddrReg.Out=>IMem.RAddr                               Premise(F68)
	S94= IMem.RAddr={pid,addr}                                  Path(S87,S93)
	S95= IMem.Out={35,rS,rT,offset}                             IMem-Read(S94,S51)
	S96= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S94,S51)
	S97= IMem.Out=>IRMux.MemData                                Premise(F69)
	S98= IRMux.MemData={35,rS,rT,offset}                        Path(S95,S97)
	S99= IRMux.Out={35,rS,rT,offset}                            IRMux-Select2(S98)
	S100= ICacheReg.Out=>IRMux.CacheData                        Premise(F70)
	S101= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F71)
	S102= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F72)
	S103= IRMux.Out=>IR_ID.In                                   Premise(F73)
	S104= IR_ID.In={35,rS,rT,offset}                            Path(S99,S103)
	S105= IMem.MEM8WordOut=>ICache.WData                        Premise(F74)
	S106= ICache.WData=IMemGet8Word({pid,addr})                 Path(S96,S105)
	S107= PC.Out=>ICache.IEA                                    Premise(F75)
	S108= ICache.IEA=addr                                       Path(S86,S107)
	S109= ICache.Hit=ICacheHit(addr)                            ICache-Search(S108)
	S110= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F76)
	S111= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F77)
	S112= CtrlASIDIn=0                                          Premise(F78)
	S113= CtrlCP0=0                                             Premise(F79)
	S114= CP0[ASID]=pid                                         CP0-Hold(S37,S113)
	S115= CtrlEPCIn=0                                           Premise(F80)
	S116= CtrlExCodeIn=0                                        Premise(F81)
	S117= CtrlIMMU=0                                            Premise(F82)
	S118= CtrlPC=0                                              Premise(F83)
	S119= CtrlPCInc=1                                           Premise(F84)
	S120= PC[Out]=addr+4                                        PC-Inc(S43,S118,S119)
	S121= PC[CIA]=addr                                          PC-Inc(S43,S118,S119)
	S122= CtrlIAddrReg=0                                        Premise(F85)
	S123= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S45,S122)
	S124= CtrlICache=1                                          Premise(F86)
	S125= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S108,S106,S124)
	S126= CtrlIR_IMMU=0                                         Premise(F87)
	S127= CtrlICacheReg=0                                       Premise(F88)
	S128= CtrlIR_ID=1                                           Premise(F89)
	S129= [IR_ID]={35,rS,rT,offset}                             IR_ID-Write(S104,S128)
	S130= CtrlIMem=0                                            Premise(F90)
	S131= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S51,S130)
	S132= CtrlIRMux=0                                           Premise(F91)
	S133= CtrlGPR=0                                             Premise(F92)
	S134= GPR[rS]=base                                          GPR-Hold(S54,S133)
	S135= CtrlA_EX=0                                            Premise(F93)
	S136= CtrlB_EX=0                                            Premise(F94)
	S137= CtrlIR_EX=0                                           Premise(F95)
	S138= CtrlALUOut_MEM=0                                      Premise(F96)
	S139= CtrlIR_MEM=0                                          Premise(F97)
	S140= CtrlDMMU=0                                            Premise(F98)
	S141= CtrlDAddrReg_DMMU1=0                                  Premise(F99)
	S142= CtrlDCache=0                                          Premise(F100)
	S143= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S63,S142)
	S144= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S64,S142)
	S145= CtrlDR_DMMU1=0                                        Premise(F101)
	S146= CtrlDCacheReg=0                                       Premise(F102)
	S147= CtrlIR_DMMU1=0                                        Premise(F103)
	S148= CtrlIR_WB=0                                           Premise(F104)
	S149= CtrlA_MEM=0                                           Premise(F105)
	S150= CtrlA_WB=0                                            Premise(F106)
	S151= CtrlB_MEM=0                                           Premise(F107)
	S152= CtrlB_WB=0                                            Premise(F108)
	S153= CtrlALUOut_DMMU1=0                                    Premise(F109)
	S154= CtrlALUOut_WB=0                                       Premise(F110)
	S155= CtrlDR_WB=0                                           Premise(F111)
	S156= CtrlDAddrReg_MEM=0                                    Premise(F112)
	S157= CtrlDAddrReg_WB=0                                     Premise(F113)
	S158= CtrlDR_DMMU2=0                                        Premise(F114)
	S159= CtrlDMem=0                                            Premise(F115)
	S160= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S80,S159)
	S161= CtrlDMem8Word=0                                       Premise(F116)
	S162= CtrlIR_DMMU2=0                                        Premise(F117)
	S163= CtrlALUOut_DMMU2=0                                    Premise(F118)
	S164= CtrlDAddrReg_DMMU2=0                                  Premise(F119)

ID	S165= CP0.ASID=pid                                          CP0-Read-ASID(S114)
	S166= PC.Out=addr+4                                         PC-Out(S120)
	S167= PC.CIA=addr                                           PC-Out(S121)
	S168= PC.CIA31_28=addr[31:28]                               PC-Out(S121)
	S169= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S123)
	S170= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S123)
	S171= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S123)
	S172= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S129)
	S173= IR_ID.Out31_26=35                                     IR-Out(S129)
	S174= IR_ID.Out25_21=rS                                     IR-Out(S129)
	S175= IR_ID.Out20_16=rT                                     IR-Out(S129)
	S176= IR_ID.Out15_0=offset                                  IR-Out(S129)
	S177= IR_ID.Out=>FU.IR_ID                                   Premise(F120)
	S178= FU.IR_ID={35,rS,rT,offset}                            Path(S172,S177)
	S179= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F121)
	S180= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F122)
	S181= IR_ID.Out31_26=>CU_ID.Op                              Premise(F123)
	S182= CU_ID.Op=35                                           Path(S173,S181)
	S183= CU_ID.Func=alu_add                                    CU_ID(S182)
	S184= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S182)
	S185= IR_ID.Out25_21=>GPR.RReg1                             Premise(F124)
	S186= GPR.RReg1=rS                                          Path(S174,S185)
	S187= GPR.Rdata1=base                                       GPR-Read(S186,S134)
	S188= IR_ID.Out15_0=>IMMEXT.In                              Premise(F125)
	S189= IMMEXT.In=offset                                      Path(S176,S188)
	S190= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S189)
	S191= GPR.Rdata1=>FU.InID1                                  Premise(F126)
	S192= FU.InID1=base                                         Path(S187,S191)
	S193= FU.OutID1=FU(base)                                    FU-Forward(S192)
	S194= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F127)
	S195= FU.InID1_RReg=rS                                      Path(S174,S194)
	S196= FU.OutID1=>A_EX.In                                    Premise(F128)
	S197= A_EX.In=FU(base)                                      Path(S193,S196)
	S198= IMMEXT.Out=>B_EX.In                                   Premise(F129)
	S199= B_EX.In={16{offset[15]},offset}                       Path(S190,S198)
	S200= IR_ID.Out=>IR_EX.In                                   Premise(F130)
	S201= IR_EX.In={35,rS,rT,offset}                            Path(S172,S200)
	S202= FU.Halt_ID=>CU_ID.Halt                                Premise(F131)
	S203= FU.Bub_ID=>CU_ID.Bub                                  Premise(F132)
	S204= FU.InID2_RReg=5'b00000                                Premise(F133)
	S205= CtrlASIDIn=0                                          Premise(F134)
	S206= CtrlCP0=0                                             Premise(F135)
	S207= CP0[ASID]=pid                                         CP0-Hold(S114,S206)
	S208= CtrlEPCIn=0                                           Premise(F136)
	S209= CtrlExCodeIn=0                                        Premise(F137)
	S210= CtrlIMMU=0                                            Premise(F138)
	S211= CtrlPC=0                                              Premise(F139)
	S212= CtrlPCInc=0                                           Premise(F140)
	S213= PC[CIA]=addr                                          PC-Hold(S121,S212)
	S214= PC[Out]=addr+4                                        PC-Hold(S120,S211,S212)
	S215= CtrlIAddrReg=0                                        Premise(F141)
	S216= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S123,S215)
	S217= CtrlICache=0                                          Premise(F142)
	S218= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S125,S217)
	S219= CtrlIR_IMMU=0                                         Premise(F143)
	S220= CtrlICacheReg=0                                       Premise(F144)
	S221= CtrlIR_ID=0                                           Premise(F145)
	S222= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S129,S221)
	S223= CtrlIMem=0                                            Premise(F146)
	S224= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S131,S223)
	S225= CtrlIRMux=0                                           Premise(F147)
	S226= CtrlGPR=0                                             Premise(F148)
	S227= GPR[rS]=base                                          GPR-Hold(S134,S226)
	S228= CtrlA_EX=1                                            Premise(F149)
	S229= [A_EX]=FU(base)                                       A_EX-Write(S197,S228)
	S230= CtrlB_EX=1                                            Premise(F150)
	S231= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S199,S230)
	S232= CtrlIR_EX=1                                           Premise(F151)
	S233= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S201,S232)
	S234= CtrlALUOut_MEM=0                                      Premise(F152)
	S235= CtrlIR_MEM=0                                          Premise(F153)
	S236= CtrlDMMU=0                                            Premise(F154)
	S237= CtrlDAddrReg_DMMU1=0                                  Premise(F155)
	S238= CtrlDCache=0                                          Premise(F156)
	S239= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S143,S238)
	S240= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S144,S238)
	S241= CtrlDR_DMMU1=0                                        Premise(F157)
	S242= CtrlDCacheReg=0                                       Premise(F158)
	S243= CtrlIR_DMMU1=0                                        Premise(F159)
	S244= CtrlIR_WB=0                                           Premise(F160)
	S245= CtrlA_MEM=0                                           Premise(F161)
	S246= CtrlA_WB=0                                            Premise(F162)
	S247= CtrlB_MEM=0                                           Premise(F163)
	S248= CtrlB_WB=0                                            Premise(F164)
	S249= CtrlALUOut_DMMU1=0                                    Premise(F165)
	S250= CtrlALUOut_WB=0                                       Premise(F166)
	S251= CtrlDR_WB=0                                           Premise(F167)
	S252= CtrlDAddrReg_MEM=0                                    Premise(F168)
	S253= CtrlDAddrReg_WB=0                                     Premise(F169)
	S254= CtrlDR_DMMU2=0                                        Premise(F170)
	S255= CtrlDMem=0                                            Premise(F171)
	S256= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S160,S255)
	S257= CtrlDMem8Word=0                                       Premise(F172)
	S258= CtrlIR_DMMU2=0                                        Premise(F173)
	S259= CtrlALUOut_DMMU2=0                                    Premise(F174)
	S260= CtrlDAddrReg_DMMU2=0                                  Premise(F175)

EX	S261= CP0.ASID=pid                                          CP0-Read-ASID(S207)
	S262= PC.CIA=addr                                           PC-Out(S213)
	S263= PC.CIA31_28=addr[31:28]                               PC-Out(S213)
	S264= PC.Out=addr+4                                         PC-Out(S214)
	S265= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S216)
	S266= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S216)
	S267= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S216)
	S268= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S222)
	S269= IR_ID.Out31_26=35                                     IR-Out(S222)
	S270= IR_ID.Out25_21=rS                                     IR-Out(S222)
	S271= IR_ID.Out20_16=rT                                     IR-Out(S222)
	S272= IR_ID.Out15_0=offset                                  IR-Out(S222)
	S273= A_EX.Out=FU(base)                                     A_EX-Out(S229)
	S274= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S229)
	S275= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S229)
	S276= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S231)
	S277= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S231)
	S278= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S231)
	S279= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S233)
	S280= IR_EX.Out31_26=35                                     IR_EX-Out(S233)
	S281= IR_EX.Out25_21=rS                                     IR_EX-Out(S233)
	S282= IR_EX.Out20_16=rT                                     IR_EX-Out(S233)
	S283= IR_EX.Out15_0=offset                                  IR_EX-Out(S233)
	S284= IR_EX.Out=>FU.IR_EX                                   Premise(F176)
	S285= FU.IR_EX={35,rS,rT,offset}                            Path(S279,S284)
	S286= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F177)
	S287= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F178)
	S288= IR_EX.Out31_26=>CU_EX.Op                              Premise(F179)
	S289= CU_EX.Op=35                                           Path(S280,S288)
	S290= CU_EX.Func=alu_add                                    CU_EX(S289)
	S291= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S289)
	S292= A_EX.Out=>ALU.A                                       Premise(F180)
	S293= ALU.A=FU(base)                                        Path(S273,S292)
	S294= B_EX.Out=>ALU.B                                       Premise(F181)
	S295= ALU.B={16{offset[15]},offset}                         Path(S276,S294)
	S296= ALU.Func=6'b010010                                    Premise(F182)
	S297= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S293,S295)
	S298= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S293,S295)
	S299= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S293,S295)
	S300= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S293,S295)
	S301= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S293,S295)
	S302= ALU.Out=>ALUOut_MEM.In                                Premise(F183)
	S303= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S297,S302)
	S304= IR_EX.Out=>IR_MEM.In                                  Premise(F184)
	S305= IR_MEM.In={35,rS,rT,offset}                           Path(S279,S304)
	S306= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F185)
	S307= FU.InEX_WReg=rT                                       Path(S282,S306)
	S308= CtrlASIDIn=0                                          Premise(F186)
	S309= CtrlCP0=0                                             Premise(F187)
	S310= CP0[ASID]=pid                                         CP0-Hold(S207,S309)
	S311= CtrlEPCIn=0                                           Premise(F188)
	S312= CtrlExCodeIn=0                                        Premise(F189)
	S313= CtrlIMMU=0                                            Premise(F190)
	S314= CtrlPC=0                                              Premise(F191)
	S315= CtrlPCInc=0                                           Premise(F192)
	S316= PC[CIA]=addr                                          PC-Hold(S213,S315)
	S317= PC[Out]=addr+4                                        PC-Hold(S214,S314,S315)
	S318= CtrlIAddrReg=0                                        Premise(F193)
	S319= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S216,S318)
	S320= CtrlICache=0                                          Premise(F194)
	S321= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S218,S320)
	S322= CtrlIR_IMMU=0                                         Premise(F195)
	S323= CtrlICacheReg=0                                       Premise(F196)
	S324= CtrlIR_ID=0                                           Premise(F197)
	S325= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S222,S324)
	S326= CtrlIMem=0                                            Premise(F198)
	S327= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S224,S326)
	S328= CtrlIRMux=0                                           Premise(F199)
	S329= CtrlGPR=0                                             Premise(F200)
	S330= GPR[rS]=base                                          GPR-Hold(S227,S329)
	S331= CtrlA_EX=0                                            Premise(F201)
	S332= [A_EX]=FU(base)                                       A_EX-Hold(S229,S331)
	S333= CtrlB_EX=0                                            Premise(F202)
	S334= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S231,S333)
	S335= CtrlIR_EX=0                                           Premise(F203)
	S336= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S233,S335)
	S337= CtrlALUOut_MEM=1                                      Premise(F204)
	S338= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S303,S337)
	S339= CtrlIR_MEM=1                                          Premise(F205)
	S340= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S305,S339)
	S341= CtrlDMMU=0                                            Premise(F206)
	S342= CtrlDAddrReg_DMMU1=0                                  Premise(F207)
	S343= CtrlDCache=0                                          Premise(F208)
	S344= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S239,S343)
	S345= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S240,S343)
	S346= CtrlDR_DMMU1=0                                        Premise(F209)
	S347= CtrlDCacheReg=0                                       Premise(F210)
	S348= CtrlIR_DMMU1=0                                        Premise(F211)
	S349= CtrlIR_WB=0                                           Premise(F212)
	S350= CtrlA_MEM=0                                           Premise(F213)
	S351= CtrlA_WB=0                                            Premise(F214)
	S352= CtrlB_MEM=0                                           Premise(F215)
	S353= CtrlB_WB=0                                            Premise(F216)
	S354= CtrlALUOut_DMMU1=0                                    Premise(F217)
	S355= CtrlALUOut_WB=0                                       Premise(F218)
	S356= CtrlDR_WB=0                                           Premise(F219)
	S357= CtrlDAddrReg_MEM=0                                    Premise(F220)
	S358= CtrlDAddrReg_WB=0                                     Premise(F221)
	S359= CtrlDR_DMMU2=0                                        Premise(F222)
	S360= CtrlDMem=0                                            Premise(F223)
	S361= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S256,S360)
	S362= CtrlDMem8Word=0                                       Premise(F224)
	S363= CtrlIR_DMMU2=0                                        Premise(F225)
	S364= CtrlALUOut_DMMU2=0                                    Premise(F226)
	S365= CtrlDAddrReg_DMMU2=0                                  Premise(F227)

MEM	S366= CP0.ASID=pid                                          CP0-Read-ASID(S310)
	S367= PC.CIA=addr                                           PC-Out(S316)
	S368= PC.CIA31_28=addr[31:28]                               PC-Out(S316)
	S369= PC.Out=addr+4                                         PC-Out(S317)
	S370= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S319)
	S371= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S319)
	S372= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S319)
	S373= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S325)
	S374= IR_ID.Out31_26=35                                     IR-Out(S325)
	S375= IR_ID.Out25_21=rS                                     IR-Out(S325)
	S376= IR_ID.Out20_16=rT                                     IR-Out(S325)
	S377= IR_ID.Out15_0=offset                                  IR-Out(S325)
	S378= A_EX.Out=FU(base)                                     A_EX-Out(S332)
	S379= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S332)
	S380= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S332)
	S381= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S334)
	S382= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S334)
	S383= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S334)
	S384= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S336)
	S385= IR_EX.Out31_26=35                                     IR_EX-Out(S336)
	S386= IR_EX.Out25_21=rS                                     IR_EX-Out(S336)
	S387= IR_EX.Out20_16=rT                                     IR_EX-Out(S336)
	S388= IR_EX.Out15_0=offset                                  IR_EX-Out(S336)
	S389= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S338)
	S390= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S338)
	S391= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S338)
	S392= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S340)
	S393= IR_MEM.Out31_26=35                                    IR_MEM-Out(S340)
	S394= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S340)
	S395= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S340)
	S396= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S340)
	S397= IR_MEM.Out=>FU.IR_MEM                                 Premise(F228)
	S398= FU.IR_MEM={35,rS,rT,offset}                           Path(S392,S397)
	S399= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F229)
	S400= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F230)
	S401= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F231)
	S402= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F232)
	S403= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F233)
	S404= CU_MEM.Op=35                                          Path(S393,S403)
	S405= CU_MEM.Func=alu_add                                   CU_MEM(S404)
	S406= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S404)
	S407= CP0.ASID=>DMMU.PID                                    Premise(F234)
	S408= DMMU.PID=pid                                          Path(S366,S407)
	S409= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F235)
	S410= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S389,S409)
	S411= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S408,S410)
	S412= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S408,S410)
	S413= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F236)
	S414= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S411,S413)
	S415= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F237)
	S416= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S412,S415)
	S417= ALUOut_MEM.Out=>DCache.IEA                            Premise(F238)
	S418= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S389,S417)
	S419= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S418)
	S420= DCache.Out=a                                          DCache-Search(S418,S344)
	S421= DCache.Out=>DR_DMMU1.In                               Premise(F239)
	S422= DR_DMMU1.In=a                                         Path(S420,S421)
	S423= DCache.Out=>DCacheReg.In                              Premise(F240)
	S424= DCacheReg.In=a                                        Path(S420,S423)
	S425= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F241)
	S426= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S419,S425)
	S427= IR_MEM.Out=>IR_DMMU1.In                               Premise(F242)
	S428= IR_DMMU1.In={35,rS,rT,offset}                         Path(S392,S427)
	S429= IR_MEM.Out=>IR_WB.In                                  Premise(F243)
	S430= IR_WB.In={35,rS,rT,offset}                            Path(S392,S429)
	S431= A_MEM.Out=>A_WB.In                                    Premise(F244)
	S432= B_MEM.Out=>B_WB.In                                    Premise(F245)
	S433= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F246)
	S434= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S389,S433)
	S435= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F247)
	S436= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S389,S435)
	S437= DCache.Out=>DR_WB.In                                  Premise(F248)
	S438= DR_WB.In=a                                            Path(S420,S437)
	S439= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F249)
	S440= DCache.Out=>DR_DMMU1.In                               Premise(F250)
	S441= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F251)
	S442= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F252)
	S443= DCache.Hit=>FU.DCacheHit                              Premise(F253)
	S444= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S419,S443)
	S445= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F254)
	S446= FU.InMEM_WReg=rT                                      Path(S395,S445)
	S447= CtrlASIDIn=0                                          Premise(F255)
	S448= CtrlCP0=0                                             Premise(F256)
	S449= CP0[ASID]=pid                                         CP0-Hold(S310,S448)
	S450= CtrlEPCIn=0                                           Premise(F257)
	S451= CtrlExCodeIn=0                                        Premise(F258)
	S452= CtrlIMMU=0                                            Premise(F259)
	S453= CtrlPC=0                                              Premise(F260)
	S454= CtrlPCInc=0                                           Premise(F261)
	S455= PC[CIA]=addr                                          PC-Hold(S316,S454)
	S456= PC[Out]=addr+4                                        PC-Hold(S317,S453,S454)
	S457= CtrlIAddrReg=0                                        Premise(F262)
	S458= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S319,S457)
	S459= CtrlICache=0                                          Premise(F263)
	S460= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S321,S459)
	S461= CtrlIR_IMMU=0                                         Premise(F264)
	S462= CtrlICacheReg=0                                       Premise(F265)
	S463= CtrlIR_ID=0                                           Premise(F266)
	S464= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S325,S463)
	S465= CtrlIMem=0                                            Premise(F267)
	S466= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S327,S465)
	S467= CtrlIRMux=0                                           Premise(F268)
	S468= CtrlGPR=0                                             Premise(F269)
	S469= GPR[rS]=base                                          GPR-Hold(S330,S468)
	S470= CtrlA_EX=0                                            Premise(F270)
	S471= [A_EX]=FU(base)                                       A_EX-Hold(S332,S470)
	S472= CtrlB_EX=0                                            Premise(F271)
	S473= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S334,S472)
	S474= CtrlIR_EX=0                                           Premise(F272)
	S475= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S336,S474)
	S476= CtrlALUOut_MEM=0                                      Premise(F273)
	S477= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S338,S476)
	S478= CtrlIR_MEM=0                                          Premise(F274)
	S479= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S340,S478)
	S480= CtrlDMMU=0                                            Premise(F275)
	S481= CtrlDAddrReg_DMMU1=0                                  Premise(F276)
	S482= CtrlDCache=0                                          Premise(F277)
	S483= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S344,S482)
	S484= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S345,S482)
	S485= CtrlDR_DMMU1=0                                        Premise(F278)
	S486= CtrlDCacheReg=0                                       Premise(F279)
	S487= CtrlIR_DMMU1=1                                        Premise(F280)
	S488= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Write(S428,S487)
	S489= CtrlIR_WB=1                                           Premise(F281)
	S490= [IR_WB]={35,rS,rT,offset}                             IR_WB-Write(S430,S489)
	S491= CtrlA_MEM=0                                           Premise(F282)
	S492= CtrlA_WB=1                                            Premise(F283)
	S493= CtrlB_MEM=0                                           Premise(F284)
	S494= CtrlB_WB=1                                            Premise(F285)
	S495= CtrlALUOut_DMMU1=1                                    Premise(F286)
	S496= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S434,S495)
	S497= CtrlALUOut_WB=1                                       Premise(F287)
	S498= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S436,S497)
	S499= CtrlDR_WB=1                                           Premise(F288)
	S500= [DR_WB]=a                                             DR_WB-Write(S438,S499)
	S501= CtrlDAddrReg_MEM=0                                    Premise(F289)
	S502= CtrlDAddrReg_WB=1                                     Premise(F290)
	S503= CtrlDR_DMMU2=0                                        Premise(F291)
	S504= CtrlDMem=0                                            Premise(F292)
	S505= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S361,S504)
	S506= CtrlDMem8Word=0                                       Premise(F293)
	S507= CtrlIR_DMMU2=0                                        Premise(F294)
	S508= CtrlALUOut_DMMU2=0                                    Premise(F295)
	S509= CtrlDAddrReg_DMMU2=0                                  Premise(F296)

WB	S510= CP0.ASID=pid                                          CP0-Read-ASID(S449)
	S511= PC.CIA=addr                                           PC-Out(S455)
	S512= PC.CIA31_28=addr[31:28]                               PC-Out(S455)
	S513= PC.Out=addr+4                                         PC-Out(S456)
	S514= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S458)
	S515= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S458)
	S516= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S458)
	S517= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S464)
	S518= IR_ID.Out31_26=35                                     IR-Out(S464)
	S519= IR_ID.Out25_21=rS                                     IR-Out(S464)
	S520= IR_ID.Out20_16=rT                                     IR-Out(S464)
	S521= IR_ID.Out15_0=offset                                  IR-Out(S464)
	S522= A_EX.Out=FU(base)                                     A_EX-Out(S471)
	S523= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S471)
	S524= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S471)
	S525= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S473)
	S526= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S473)
	S527= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S473)
	S528= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S475)
	S529= IR_EX.Out31_26=35                                     IR_EX-Out(S475)
	S530= IR_EX.Out25_21=rS                                     IR_EX-Out(S475)
	S531= IR_EX.Out20_16=rT                                     IR_EX-Out(S475)
	S532= IR_EX.Out15_0=offset                                  IR_EX-Out(S475)
	S533= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S477)
	S534= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S477)
	S535= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S477)
	S536= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S479)
	S537= IR_MEM.Out31_26=35                                    IR_MEM-Out(S479)
	S538= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S479)
	S539= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S479)
	S540= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S479)
	S541= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S488)
	S542= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S488)
	S543= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S488)
	S544= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S488)
	S545= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S488)
	S546= IR_WB.Out={35,rS,rT,offset}                           IR-Out(S490)
	S547= IR_WB.Out31_26=35                                     IR-Out(S490)
	S548= IR_WB.Out25_21=rS                                     IR-Out(S490)
	S549= IR_WB.Out20_16=rT                                     IR-Out(S490)
	S550= IR_WB.Out15_0=offset                                  IR-Out(S490)
	S551= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S496)
	S552= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S496)
	S553= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S496)
	S554= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S498)
	S555= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S498)
	S556= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S498)
	S557= DR_WB.Out=a                                           DR_WB-Out(S500)
	S558= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S500)
	S559= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S500)
	S560= IR_WB.Out=>FU.IR_WB                                   Premise(F381)
	S561= FU.IR_WB={35,rS,rT,offset}                            Path(S546,S560)
	S562= IR_WB.Out31_26=>CU_WB.Op                              Premise(F382)
	S563= CU_WB.Op=35                                           Path(S547,S562)
	S564= CU_WB.Func=alu_add                                    CU_WB(S563)
	S565= CU_WB.MemDataSelFunc=mds_lbz                          CU_WB(S563)
	S566= IR_WB.Out20_16=>GPR.WReg                              Premise(F383)
	S567= GPR.WReg=rT                                           Path(S549,S566)
	S568= DR_WB.Out=>MemDataSelL.In                             Premise(F384)
	S569= MemDataSelL.In=a                                      Path(S557,S568)
	S570= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F385)
	S571= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S555,S570)
	S572= MemDataSelL.Func=6'b000101                            Premise(F386)
	S573= MemDataSelL.Out=a                                     MemDataSelL(S569,S571)
	S574= MemDataSelL.Out=>GPR.WData                            Premise(F387)
	S575= GPR.WData=a                                           Path(S573,S574)
	S576= MemDataSelL.Out=>FU.InWB                              Premise(F388)
	S577= FU.InWB=a                                             Path(S573,S576)
	S578= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F389)
	S579= FU.InWB_WReg=rT                                       Path(S549,S578)
	S580= CtrlASIDIn=0                                          Premise(F390)
	S581= CtrlCP0=0                                             Premise(F391)
	S582= CP0[ASID]=pid                                         CP0-Hold(S449,S581)
	S583= CtrlEPCIn=0                                           Premise(F392)
	S584= CtrlExCodeIn=0                                        Premise(F393)
	S585= CtrlIMMU=0                                            Premise(F394)
	S586= CtrlPC=0                                              Premise(F395)
	S587= CtrlPCInc=0                                           Premise(F396)
	S588= PC[CIA]=addr                                          PC-Hold(S455,S587)
	S589= PC[Out]=addr+4                                        PC-Hold(S456,S586,S587)
	S590= CtrlIAddrReg=0                                        Premise(F397)
	S591= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S458,S590)
	S592= CtrlICache=0                                          Premise(F398)
	S593= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S460,S592)
	S594= CtrlIR_IMMU=0                                         Premise(F399)
	S595= CtrlICacheReg=0                                       Premise(F400)
	S596= CtrlIR_ID=0                                           Premise(F401)
	S597= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S464,S596)
	S598= CtrlIMem=0                                            Premise(F402)
	S599= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S466,S598)
	S600= CtrlIRMux=0                                           Premise(F403)
	S601= CtrlGPR=1                                             Premise(F404)
	S602= GPR[rT]=a                                             GPR-Write(S567,S575,S601)
	S603= CtrlA_EX=0                                            Premise(F405)
	S604= [A_EX]=FU(base)                                       A_EX-Hold(S471,S603)
	S605= CtrlB_EX=0                                            Premise(F406)
	S606= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S473,S605)
	S607= CtrlIR_EX=0                                           Premise(F407)
	S608= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S475,S607)
	S609= CtrlALUOut_MEM=0                                      Premise(F408)
	S610= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S477,S609)
	S611= CtrlIR_MEM=0                                          Premise(F409)
	S612= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S479,S611)
	S613= CtrlDMMU=0                                            Premise(F410)
	S614= CtrlDAddrReg_DMMU1=0                                  Premise(F411)
	S615= CtrlDCache=0                                          Premise(F412)
	S616= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S483,S615)
	S617= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S484,S615)
	S618= CtrlDR_DMMU1=0                                        Premise(F413)
	S619= CtrlDCacheReg=0                                       Premise(F414)
	S620= CtrlIR_DMMU1=0                                        Premise(F415)
	S621= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S488,S620)
	S622= CtrlIR_WB=0                                           Premise(F416)
	S623= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S490,S622)
	S624= CtrlA_MEM=0                                           Premise(F417)
	S625= CtrlA_WB=0                                            Premise(F418)
	S626= CtrlB_MEM=0                                           Premise(F419)
	S627= CtrlB_WB=0                                            Premise(F420)
	S628= CtrlALUOut_DMMU1=0                                    Premise(F421)
	S629= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S496,S628)
	S630= CtrlALUOut_WB=0                                       Premise(F422)
	S631= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S498,S630)
	S632= CtrlDR_WB=0                                           Premise(F423)
	S633= [DR_WB]=a                                             DR_WB-Hold(S500,S632)
	S634= CtrlDAddrReg_MEM=0                                    Premise(F424)
	S635= CtrlDAddrReg_WB=0                                     Premise(F425)
	S636= CtrlDR_DMMU2=0                                        Premise(F426)
	S637= CtrlDMem=0                                            Premise(F427)
	S638= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S505,S637)
	S639= CtrlDMem8Word=0                                       Premise(F428)
	S640= CtrlIR_DMMU2=0                                        Premise(F429)
	S641= CtrlALUOut_DMMU2=0                                    Premise(F430)
	S642= CtrlDAddrReg_DMMU2=0                                  Premise(F431)

POST	S582= CP0[ASID]=pid                                         CP0-Hold(S449,S581)
	S588= PC[CIA]=addr                                          PC-Hold(S455,S587)
	S589= PC[Out]=addr+4                                        PC-Hold(S456,S586,S587)
	S591= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S458,S590)
	S593= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S460,S592)
	S597= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S464,S596)
	S599= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S466,S598)
	S602= GPR[rT]=a                                             GPR-Write(S567,S575,S601)
	S604= [A_EX]=FU(base)                                       A_EX-Hold(S471,S603)
	S606= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S473,S605)
	S608= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S475,S607)
	S610= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S477,S609)
	S612= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S479,S611)
	S616= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S483,S615)
	S617= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S484,S615)
	S621= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S488,S620)
	S623= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S490,S622)
	S629= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S496,S628)
	S631= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S498,S630)
	S633= [DR_WB]=a                                             DR_WB-Hold(S500,S632)
	S638= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S505,S637)

