// Generated by CIRCT unknown git version
module WbStage(	// file.cleaned.mlir:2:3
  input         shouldWriteMemoryElseAluOutputToRegister,	// file.cleaned.mlir:2:25
  input  [31:0] memoryData,	// file.cleaned.mlir:2:76
                aluOutput,	// file.cleaned.mlir:2:98
  output [31:0] registerWriteData	// file.cleaned.mlir:2:120
);

  assign registerWriteData =
    shouldWriteMemoryElseAluOutputToRegister ? memoryData : aluOutput;	// file.cleaned.mlir:3:10, :4:5
endmodule

